2009
DOI: 10.1109/jssc.2008.2007170
|View full text |Cite
|
Sign up to set email alerts
|

A Sub-2 W Low Power IA Processor for Mobile Internet Devices in 45 nm High-k Metal Gate CMOS

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
13
0

Year Published

2010
2010
2017
2017

Publication Types

Select...
4
3
1

Relationship

0
8

Authors

Journals

citations
Cited by 37 publications
(13 citation statements)
references
References 3 publications
0
13
0
Order By: Relevance
“…Instead, the fault coverage is ensured with the reliability model while the flexibility is provided with refined configuration algorithms. Verily, onchip landscape occupied by FM/SP fields is significant and cannot be ignored because last level caches already occupy more than 50 percent of chip area [8]. However, these overheads are not greater than other word substitution schemes.…”
Section: Methodsmentioning
confidence: 99%
See 1 more Smart Citation
“…Instead, the fault coverage is ensured with the reliability model while the flexibility is provided with refined configuration algorithms. Verily, onchip landscape occupied by FM/SP fields is significant and cannot be ignored because last level caches already occupy more than 50 percent of chip area [8]. However, these overheads are not greater than other word substitution schemes.…”
Section: Methodsmentioning
confidence: 99%
“…CMOS logic can operate at low voltages down to the subthreshold level. However, the same is not true in the case of CMOS memories, especially SRAM arrays which occupy more than 50 percent of the chip landscape, mainly in the form of caches [8]. Voltage scaling in caches is limited to a minimum voltage called VCCMIN beyond which SRAM arrays cannot operate reliably.…”
Section: Introductionmentioning
confidence: 99%
“…4. The keeper size (W/L) MK was 700 nm/80 nm for all combinations (sets [1][2][3][4][5][6][7][8], and the corresponding V define and t win values are also given. Fig.…”
Section: Performance Evaluationsmentioning
confidence: 99%
“…The adoption of a complement device and that of a keeper are the most prevalent methods. Today, the feedback keeper [5] is still widely used in many applications [6], [7]. Among the referenced techniques, keeper adoption is a simpler way of providing sufficient noise and leakage tolerance.…”
Section: Introductionmentioning
confidence: 99%
“…As introduced in [11], the proposed in situ monitoring implementation leverages the prevalence of MTCMOS-based designs with PMOS header switches, a common technique to reduce standby power [12] with relatively low overhead. Fig.…”
Section: Fig 5 the Non Linear Nature Of The Ig-vgs Characteristics Omentioning
confidence: 99%