A Sub-<i>μ</i> W Reversed-Body-Bias 8-bit Processor on 65-nm Silicon-on-Thin-Box (SOTB) for IoT Applications

Sarmiento, Marco; Nguyen, Khai-Duy; Duran, Ckristian; Hoang, Trong-Thuc; Serrano, Ronaldo; Hoang, Van‐Phuc; Tran, Xuan‐Tu; Ishibashi, Koji; Pham, Cong‐Kha

doi:10.1109/tcsii.2021.3090102

Cited by 7 publications

(3 citation statements)

References 18 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…includes a split-input configuration, which is employed in conjunction with an improved Wilson CM that uses mixed-threshold voltage devices [7,[15][16][17][18][19].…”

Section: Proposed Input Voltage-level Driven Split-input Inverter Lev...mentioning

confidence: 99%

“…An improved Wilson current mirror that utilizes mixed-threshold voltage devices has also been reported to address issues with conventional current-mirror-based LSs. In order to achieve even greater energy efficiency, the output stage of an inverting buffer includes a split-input configuration, which is employed in conjunction with an improved Wilson CM that uses mixed-threshold voltage devices [7,[15][16][17][18][19].…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

Input Voltage-Level Driven Split-Input Inverter Level Shifter for Nanoscale Applications

Gundala,

Basha,

Madhurima

et al. 2024

Electronics

View full text Add to dashboard Cite

A level shifter (LS) appears to be highly efficient and effective in solving voltage contentions between deep sub-threshold and core voltage levels. An input voltage-level driven split-input inverter that can create common unconnected PMOS and NMOS transistors for the input inverter is proposed, which is powered and used at the input stage to achieve maximum conversion efficiency. Layout and simulation results across different corners have demonstrated that the proposed LS is highly useful for cutting-edge nanoscale applications. It can up-convert voltage from 0.2 V to 1.2 V and down-convert from 1.2 V to 0.2 V @ 1 MHz input pulse, with a level-up or level-down mean switching delay of 1.3 ns, and a power of 9.5 nW. Moreover, the LS occupies an area of 8 μm2, which is a reasonably compact size compared to the typical LS designs. Overall, the proposed voltage LS design is an efficient and effective solution that could have an ample range of applications in IoT and biomedical, wireless sensor networks.

show abstract

“…includes a split-input configuration, which is employed in conjunction with an improved Wilson CM that uses mixed-threshold voltage devices [7,[15][16][17][18][19].…”

Section: Proposed Input Voltage-level Driven Split-input Inverter Lev...mentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

Input Voltage-Level Driven Split-Input Inverter Level Shifter for Nanoscale Applications

Gundala,

Basha,

Madhurima

et al. 2024

Electronics

View full text Add to dashboard Cite

show abstract

“…The MCU is often used for controlling purposes and lightweight processing at the edge, since the low-cost, mature, and reliable advantages of such chips [1,2,3,4,5,6]. However, as the complexity of dedicated algorithms increases and application scenarios are diversified, further improving the computational efficiency of a specific field and weighing the design overhead is a problem worth exploring.…”

Section: Introductionmentioning

confidence: 99%

A co-design method of customized ISA design space exploration and fixed-point library construction for RISC-V dedicated processor

Meng

2022

IEICE Electron. Express

View full text Add to dashboard Cite

With the increasing energy-efficiency requirements for the edge computing platforms, the Instruction Set Architecture (ISA) design and precision tuning techniques highlight the possibility of improving the efficiency of dedicated operations. RISC-V as an open-source instruction set shows excellent application potential. On the other hand, the modular ISA design brings elegant design ideas, and designers can pay more attention to the collaborative design of essential ISA and software libraries. To support the design of efficient precision tuned applications, this paper presents some novel architecture and software co-design based on integer and fixed-point computations. Based on a collection of RISC-V instruction custom designs for a fixed-point mathematics library, we propose an optimal decisionmaking methodology for the customized ISA design space exploration to optimize some dedicated algorithms.

show abstract

JOET: Sustainable Vehicle-assisted Edge Computing for IoT devices

Huang

Zeng²,

Xiong³

et al. 2022

Journal of Systems Architecture

View full text Add to dashboard Cite

A Sub-μ W Reversed-Body-Bias 8-bit Processor on 65-nm Silicon-on-Thin-Box (SOTB) for IoT Applications

Cited by 7 publications

References 18 publications

Input Voltage-Level Driven Split-Input Inverter Level Shifter for Nanoscale Applications

Input Voltage-Level Driven Split-Input Inverter Level Shifter for Nanoscale Applications

A co-design method of customized ISA design space exploration and fixed-point library construction for RISC-V dedicated processor

JOET: Sustainable Vehicle-assisted Edge Computing for IoT devices

Contact Info

Product

Resources

About