2014 IEEE International Symposium on Parallel and Distributed Processing With Applications 2014
DOI: 10.1109/ispa.2014.41
|View full text |Cite
|
Sign up to set email alerts
|

A Survey on Recent Hardware and Software-Level Cache Management Techniques

Abstract: Fig. 1. Slowdown of bzip co-located with different applicationsAbstract-Multi and many-core processors have emerged as the dominant solution for processing in the whole range of computer system, from small devices to large-scale installations. Chip multi-processors, which are homogeneous, multi and manycore processors, offer an unprecedented amount of on-chip, shared resources and brings a unique set of challenges. Given the importance of the Last-Level Cache management techniques to achieve near-perfect isola… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2019
2019
2020
2020

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 39 publications
0
2
0
Order By: Relevance
“…Cache components [149,150,151,152] reduce memory access time of computing cores, bridging the frequency gap between cores that operate at higher frequencies than memory components. A multi-core device might integrate private caches assigned exclusively to given cores (e.g., L1 cache) and public caches shared by several components such as cores (e.g., L2 cache).…”
Section: Cachementioning
confidence: 99%
“…Cache components [149,150,151,152] reduce memory access time of computing cores, bridging the frequency gap between cores that operate at higher frequencies than memory components. A multi-core device might integrate private caches assigned exclusively to given cores (e.g., L1 cache) and public caches shared by several components such as cores (e.g., L2 cache).…”
Section: Cachementioning
confidence: 99%
“…A number of surveys offer systematic overviews of parts of the topics, challenges and techniques that we are concerned with. Some of them focus on specific subsystem of a many-core chip like Networkson-Chip (NoC) (Bjerregaard and Mahadevan, 2006;Marculescu et al, 2009;Rahmani et al, 2010;Radetzki et al, 2013) or caches (Scolari et al, 2014), others deal systematically with particular metrics like power, energy (Maiterth et al, 2018), or aging (Khoshavi et al, 2017). Also, scheduling, mapping and task allocation have received a fair amount of attention in surveys (Singh et al, 2013a(Singh et al, , 2017Zhuravlev et al, 2012;Burns and Davis, 2017), with focus either on performance Introduction approach contributes to multiple metrics (e.g., energy, temperature, QoS, etc.)…”
Section: Introductionmentioning
confidence: 99%