A Switched Capacitor Memristive Emulator

Svetoslavov, Galin; Camps, Oscar; Stavrinides, Stavros G.; Picos, R.

doi:10.1109/tcsii.2020.3032632

Cited by 7 publications

(7 citation statements)

References 20 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In order to test the proposed circuit, we have implemented using a setup similar to that of [27]. We have used a quadruple analog switch HCF4066FE, driven by a DE0-Nano FPGA.…”

Section: Experimental Implementation 41 Experimental Setupmentioning

confidence: 99%

“…In the analog block a Switched Capacitor is used to implement a variable resistor, and in the digital one, that is the control block, we use stochastic computation. The simulation is done with Matlab to implement the functionality of both the analog block, similar to that used in [27], and of the control block. For the experimental implementation a quadruple analog switch HCF4066FE and a DE0-Nano FPGA have been used.…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

A Switched Capacitor Memristor Emulator using Stochastic Computing

Benito¹,

Camps²,

Chawa³

et al. 2021

Preprint

Self Cite

View full text Add to dashboard Cite

Due to the increased use of memristors, and its many applications, the use of emulators has grown in parallel to avoid some of the difficulties presented by real devices such as variability and reliability. In this paper, we present a memristive emulator designed using a Switched Capacitor (SC), this is, an analog component/ block and a control part or block implemented using stochastic computing (SCo) and therefore fully digital. Our design is thus a mixed signal circuit. Memristor equations are implemented using stochastic computing to generate the control signals necessary to work with the controllable resistor implemented as switched capacitor.

show abstract

“…In order to test the proposed circuit, we have implemented using a setup similar to that of [27]. We have used a quadruple analog switch HCF4066FE, driven by a DE0-Nano FPGA.…”

Section: Experimental Implementation 41 Experimental Setupmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

A Switched Capacitor Memristor Emulator using Stochastic Computing

Benito¹,

Camps²,

Chawa³

et al. 2021

Preprint

Self Cite

View full text Add to dashboard Cite

show abstract

“…In the analog block, a switched capacitor is used to implement a variable resistor, and in the digital one, that is, the control block, we use stochastic computation. The simulation is done with Matlab to implement the functionality of both the analog block, similar to that used in [28], and of the control block. For the experimental implementation, a quadruple analog switch HCF4066FE and a DE0-Nano FPGA have been used.…”

Section: Introductionmentioning

confidence: 99%

A Switched Capacitor Memristor Emulator Using Stochastic Computing

et al. 2022

Self Cite

View full text Add to dashboard Cite

Due to the increased use of memristors and their many applications, the use of emulators has grown in parallel to avoid some of the difficulties presented by real devices, such as variability and reliability. In this paper, we present a memristive emulator designed using a switched capacitor (SC), that is, an analog component/block and a control part or block implemented using stochastic computing (SCo) and therefore fully digital. Our design is thus a mixed signal circuit. Memristor equations are implemented using stochastic computing to generate the control signals necessary to work with the controllable resistor implemented as a switched capacitor.

show abstract

“…Implementation and design of circuits with memristors requires extensive simulations when the number of devices involved is large like in memories or bio-inspired circuits [11]. In order to speed up simulations some researchers use digital, analog, or mixed-signal emulators, [12][13][14][15][16][17][18] to reproduce the behaviour of memristors, eliminating some undesired effects like the cycle to cycle variability appearing in ReRAMs [19,20].…”

Section: Introductionmentioning

confidence: 99%

GERARD: GEneral RApid Resolution of Digital Mazes Using a Memristor Emulator

Dopazo¹,

Benito²,

Camps³

et al. 2021

Preprint

Self Cite

View full text Add to dashboard Cite

In this paper, a system of searching for optimal paths is developed and concreted on a FPGA. It is based on a memristive emulator, used as a delay element, by configuring the test graph as a memristor network. A parallel algorithm is applied to reduce computing time and increase efficiency. The operation of the algorithm in Matlab is checked beforehand and then exported to two different Intel FPGAs: a DE0-Nano board and an Arria 10 GX 220 FPGA. In both cases reliable results are obtained quickly and conveniently, even for the case of a 300x300 nodes maze.

show abstract

A Switched Capacitor Memristive Emulator

Cited by 7 publications

References 20 publications

A Switched Capacitor Memristor Emulator using Stochastic Computing

A Switched Capacitor Memristor Emulator using Stochastic Computing

A Switched Capacitor Memristor Emulator Using Stochastic Computing

GERARD: GEneral RApid Resolution of Digital Mazes Using a Memristor Emulator

Contact Info

Product

Resources

About