1990
DOI: 10.1109/34.44405
|View full text |Cite
|
Sign up to set email alerts
|

A system design/scheduling strategy for parallel image processing

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
9
0

Year Published

1997
1997
2018
2018

Publication Types

Select...
4
1
1

Relationship

0
6

Authors

Journals

citations
Cited by 23 publications
(9 citation statements)
references
References 15 publications
0
9
0
Order By: Relevance
“…The same buffering module is employed between pipeline stages but more slots than needed for local buffers are normally necessary to smooth flow between the stages. A similar buffered pipeline design methodology has already been developed in [35]. A method of predicting the number of buffer slots for local-and inter-stage buffering is discussed in [6].…”
Section: Real-time Issuesmentioning
confidence: 99%
“…The same buffering module is employed between pipeline stages but more slots than needed for local buffers are normally necessary to smooth flow between the stages. A similar buffered pipeline design methodology has already been developed in [35]. A method of predicting the number of buffer slots for local-and inter-stage buffering is discussed in [6].…”
Section: Real-time Issuesmentioning
confidence: 99%
“…Several researchers presented preliminary designs of schedulers for parallel CVIP operations. For example, Lee and Aggarwal [18] discussed static and dynamic design/scheduling strategies for image processing operations comprising a linear sequence of tasks. Although this research provides a useful design framework for parallel image processing, it is not applicable to message-passing architectures and does not consider the communication overheads for redistributing image data.…”
Section: Related Research Workmentioning
confidence: 99%
“…One of the mechanisms used mostly for the parallelization of machine vision tasks is the decomposition of these tasks into a serial of subtasks (pipeline). The model consists of several stages of pipeline (temporal parallelism) that may use several processors at each stage (spatial parallelism) [14]. This pipeline can be multiple.…”
Section: Real-time Automatic Visual Inspection Of High-speed Plane Prmentioning
confidence: 99%
“…The following parallel processing model is adopted to formulate the vision processing tasks of AVI systems [14]:…”
Section: Real-time Automatic Visual Inspection Of High-speed Plane Prmentioning
confidence: 99%