“…The development and simulation of the different ASICs has been carried out using a System-Verilog and Universal Verification Methodology (UVM) multichip framework [6,7], allowing to verify the ASICs' functionality at clock cycle accuracy with single event upset (SEU) injection, and a configurable PU and trigger rate.…”