A time-delay digital tanlock loop

Hussain, Zahir M.; Boashash, Boualem; Al-Araji, Saleh R.

doi:10.1109/isspa.1999.818194

Cited by 18 publications

(42 citation statements)

References 9 publications

Supporting

Mentioning

Contrasting

Unclassified

Order By: Relevance

“…function. It was shown in [7] that the function h ψ (φ) is continuous in φ over the interval (−π, π) for all values of ψ between 0 and π.…”

Section: Operation Of the Tdtlmentioning

confidence: 99%

“…However, this is true only if the incoming frequency range is inside the locking range. In [7], the locking conditions of the first-order TDTL were given by:…”

Section: Pm Demodulation Using the First-order Tdtlmentioning

confidence: 99%

“…In [7] we proposed a new DPLL that utilizes the DTL structure with a constant time-delay unit (to produce a phaseshifted version of the incoming signal) instead of the complicated Hilbert transformer (HT) utilized by the conventional DTL. This technique reduces the complexity of the phaseshifter and avoids the limitations and other problems that accompany the 90 o phase-shifter.…”

Section: Introductionmentioning

confidence: 99%

“…Except for the linearity of the characteristic function of the phase error detector, the main advantages of CDTL are maintained by TDTL despite its reduced structure. An application of the TDTL for demodulation of FSK signals was also proposed in [7].…”

Section: Introductionmentioning

confidence: 99%

See 3 more Smart Citations

Performance of the Time-Delay Digital Tanlock Loop as PM Demodulator in Gaussian Noise

Hussain

2005

TENCON 2005 - 2005 IEEE Region 10 Conference

View full text Add to dashboard Cite

Abstract-In a previous work we proposed a phase-lock structure called the time-delay digital tanlock loop (TDTL). This digital phase-locked loop (DPLL) performs nonuniform sampling and utilizes a constant time-delay unit instead of the constant 90-degrees phase-shifter used in conventional tanlock structures. The TDTL reduces the complexity of implementation and avoids many of the practical problems associated with the analog or digital Hilbert transformer, while it preserves the most important features of the conventional DTL (CDTL). In this paper we investigate the performance of the TDTL in demodulating phaseand frequency-modulated signals in the presence of additive Gaussian noise.

show abstract

“…function. It was shown in [7] that the function h ψ (φ) is continuous in φ over the interval (−π, π) for all values of ψ between 0 and π.…”

Section: Operation Of the Tdtlmentioning

confidence: 99%

“…However, this is true only if the incoming frequency range is inside the locking range. In [7], the locking conditions of the first-order TDTL were given by:…”

Section: Pm Demodulation Using the First-order Tdtlmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

See 2 more Smart Citations

Performance of the Time-Delay Digital Tanlock Loop as PM Demodulator in Gaussian Noise

Hussain

2005

TENCON 2005 - 2005 IEEE Region 10 Conference

View full text Add to dashboard Cite

show abstract

“…In this paper, a new digital circuit topology for synchronising a single-phase wind turbine generator with the grid is presented. The circuit which is based on the time delay digital tanlock loop (TDTL) [10,11] not only synchronises a WTG to the grid, but also re-establishes synchronization whenever it is lost such as after a sudden perturbation in the phase of the grid voltage. Essentially, the circuit consists of two TDTL loops as depicted in Fig.…”

Section: Introductionmentioning

confidence: 99%

Synchronization of a single-phase wind energy generator with the low-voltage utility grid

Anani¹,

Al-Ali²,

Ponnapalli³

et al. 2024

RE&PQJ

Self Cite

View full text Add to dashboard Cite

Abstract. This paper presents a new circuit topology of a phase-locked loop that can be used for synchronising a singlephase wind turbine generator (WTG) with the low voltage utility grid. The circuit is based on the time-delay digital tanlock loop (TDTL) architecture and was modelled and simulated using Simulink/MATLAB. The results presented demonstrate the ability of the circuit not only to synchronise a WTG with the grid, but also to re-gain synchronization following a sudden disturbance in the grid voltage. The simulated disturbances included a ramp and a multi-step change in the phase of the grid voltage waveform.

show abstract

Time Delay Digital Tanlock Loop with Broad Lock Range Using Chaos Control Technique

Nasir

2006

Wireless Pers Commun

View full text Add to dashboard Cite

The main objective of this paper is to broaden the lock range of the first order Time Delay Digital Tanlock Loop (TDTL) by extending the loop stable behaviour using a feedback stabilization to control the chaotic region of TDTL. The non-linear behaviour of TDTL shows a period doubling to its route to chaos. The loop has two or more fixed points depending on the values of the gain of loop filter and the input frequency offset from the locking value. The tendency of a TDTL to diverge is measured and fed-back as a form of linear stabilization. The lock range extension is confirmed through the use bifurcation diagrams and maximum Lyapunov exponents.

show abstract

A time-delay digital tanlock loop

Cited by 18 publications

References 9 publications

Performance of the Time-Delay Digital Tanlock Loop as PM Demodulator in Gaussian Noise

Performance of the Time-Delay Digital Tanlock Loop as PM Demodulator in Gaussian Noise

Synchronization of a single-phase wind energy generator with the low-voltage utility grid

Time Delay Digital Tanlock Loop with Broad Lock Range Using Chaos Control Technique

Contact Info

Product

Resources

About