2021
DOI: 10.1109/jssc.2021.3060859
|View full text |Cite
|
Sign up to set email alerts
|

A Time-Interleaved 2nd-Order ΔΣ Modulator Achieving 5-MHz Bandwidth and 86.1-dB SNDR Using Digital Feed-Forward Extrapolation

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 13 publications
(1 citation statement)
references
References 23 publications
0
1
0
Order By: Relevance
“…Figure 1 shows the block diagram of a second order discrete-time sigma-delta modulator that is widely used for various applications due to its high power/area efficiency and good stability [14,15]. The circuit level sigma-delta modulator can be divided into analog and digital blocks.…”
Section: Sigma-delta Modulator Non-idealitiesmentioning
confidence: 99%
“…Figure 1 shows the block diagram of a second order discrete-time sigma-delta modulator that is widely used for various applications due to its high power/area efficiency and good stability [14,15]. The circuit level sigma-delta modulator can be divided into analog and digital blocks.…”
Section: Sigma-delta Modulator Non-idealitiesmentioning
confidence: 99%