2019 IEEE 10th Latin American Symposium on Circuits &Amp; Systems (LASCAS) 2019
DOI: 10.1109/lascas.2019.8667591
|View full text |Cite
|
Sign up to set email alerts
|

A Tools Flow for Synthesis of Asynchronous Control Circuits from Extended STG Specifications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
3

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 10 publications
0
1
0
Order By: Relevance
“…[14] enables specifications of mixed-mode asynchronous/synchronous systems and arbitration with its modelling primitives, however its level transitions break the STG's consistency property. [15], [16] enables specifications of heterogeneous systems with implicit input and output bursts, but they resolve complete state coding (CSC) conflicts using a different model. [17] synthesises more robust XBMs into quasi-delay insensitive circuits to enable CMOS-UDSM technology, although no verification of the XBMs were included.…”
Section: Introductionmentioning
confidence: 99%
“…[14] enables specifications of mixed-mode asynchronous/synchronous systems and arbitration with its modelling primitives, however its level transitions break the STG's consistency property. [15], [16] enables specifications of heterogeneous systems with implicit input and output bursts, but they resolve complete state coding (CSC) conflicts using a different model. [17] synthesises more robust XBMs into quasi-delay insensitive circuits to enable CMOS-UDSM technology, although no verification of the XBMs were included.…”
Section: Introductionmentioning
confidence: 99%