2011 IEEE Radio Frequency Integrated Circuits Symposium 2011
DOI: 10.1109/rfic.2011.5940663
|View full text |Cite
|
Sign up to set email alerts
|

A unified model for on-chip CPWs with various types of ground shields

Abstract: Coplanar waveguides (CPW) are promising candidates for high quality passive devices in millimeter-wave frequency bands. In this paper, CPW transmission lines with and without ground shields have been designed and fabricated on 65nm CMOS technology. A physical-based model is proposed to describe the frequency-dependent per-unit-length L, C, R, and G parameters. Started from a standard CPW structure, influences of different kinds of ground shields have been analyzed and included into the general model. The accur… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
4
0

Year Published

2012
2012
2023
2023

Publication Types

Select...
3
3

Relationship

1
5

Authors

Journals

citations
Cited by 8 publications
(4 citation statements)
references
References 10 publications
0
4
0
Order By: Relevance
“…TLs were fabricated on a CMOS process; their cross section is shown in Figure 3a. These lines present lengths of l = 1380 µm, 2450 µm and 4600 µm and include a metal patterned ground shield separating a distance h = 0.8 µm from the signal trace [14,15]. Moreover, the lines are terminated with ground-signal-ground (GSG) pad arrays, which allow for the measurement of S-parameters using coplanar RF probes with a 150 µm pitch.…”
Section: A Lines On-chipmentioning
confidence: 99%
“…TLs were fabricated on a CMOS process; their cross section is shown in Figure 3a. These lines present lengths of l = 1380 µm, 2450 µm and 4600 µm and include a metal patterned ground shield separating a distance h = 0.8 µm from the signal trace [14,15]. Moreover, the lines are terminated with ground-signal-ground (GSG) pad arrays, which allow for the measurement of S-parameters using coplanar RF probes with a 150 µm pitch.…”
Section: A Lines On-chipmentioning
confidence: 99%
“…For CPWs, C sg1 characterizes the capacitance between the signal wire and upper ground (Fig.2a) which can be calculated by Y1 formula given in [7]. As part of the EM field is shielded by the below shielding metal while the other part may penetrate to the substrate, a weight factor η is used here to describe the effect of incomplete shielding, namely, (1-η)Y parallel being the admittance of the C-R-C network and ηY parallel being the admittance of the C-L-R path.…”
Section: B Parallel Branch Extractionmentioning
confidence: 99%
“…For SCPW, η is a nonlinear function of the metal filling ratio and can be expressed as (f w /(f w +f s )) α , where f w and f s are the width and spacing of shielding metal, α is the fitting parameter [7]. Therefore both the C-R-C network and the C-L-R path are included in the parallel branch extraction of SCPW.…”
Section: B Parallel Branch Extractionmentioning
confidence: 99%
See 1 more Smart Citation