Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design 2010
DOI: 10.1145/1840845.1840938
|View full text |Cite
|
Sign up to set email alerts
|

Accurate modeling and calculation of delay and energy overheads of dynamic voltage scaling in modern high-performance microprocessors

Abstract: Dynamic voltage and frequency scaling (DVS) has been studied for well over a decade, and even commercial systems widely support DVS nowadays. Nevertheless, existing DVS transition overhead models do not accurately reflect modern DVS architectures including modern DC-DC converters, PLL (Phase Lock Loop), and voltage and frequency change policies. Incorrect DVS overhead models prevent one from achieving the maximum energy gain, by misleading the DVS control policies. This paper introduces an accurate DVS overhea… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
49
0

Year Published

2011
2011
2017
2017

Publication Types

Select...
3
3
2

Relationship

0
8

Authors

Journals

citations
Cited by 81 publications
(49 citation statements)
references
References 21 publications
0
49
0
Order By: Relevance
“…If we use 60 Hz refresh rate, then the expected power overhead for the voltage transition is about 46 mW. However, as indicated in [20], the extra energy consumed as a result of scaling up V DD can be compensated for by the V DD downscaling. Consequently, the expected amount of wasted energy is negligible for random V DD change.…”
Section: B V Dd Transition Overheadmentioning
confidence: 99%
See 1 more Smart Citation
“…If we use 60 Hz refresh rate, then the expected power overhead for the voltage transition is about 46 mW. However, as indicated in [20], the extra energy consumed as a result of scaling up V DD can be compensated for by the V DD downscaling. Consequently, the expected amount of wasted energy is negligible for random V DD change.…”
Section: B V Dd Transition Overheadmentioning
confidence: 99%
“…Transition energy overhead in a DVS-enable system was carefully studied in [20]. When V DD range is from 8 V to 15 V with a 22 µF output bulk capacitor in the DC-DC converter (which is used in our implementation), the required energy to charge the output bulk capacitor is about 0.76 mJ.…”
Section: B V Dd Transition Overheadmentioning
confidence: 99%
“…Throughout this paper we assume that dynamic power is cubic in relation to speed [26][27][28], and that CPU can go into a sleep mode in which the power consumption is negligible. Therefore, the overall system power when executing at speed σ is defined as:…”
Section: Power and Energy Modelsmentioning
confidence: 99%
“…Reference [7] and Reference [8] used dynamic slack reclamation strategy for different systems. Reference [9] has pointed that about 83% researches in DVFS technology have not considered about the DVFS overhead in recent years.…”
Section: Related Workmentioning
confidence: 99%