2021
DOI: 10.1063/5.0071552
|View full text |Cite
|
Sign up to set email alerts
|

Achieving surface recombination velocity below 10 cm/s in n-type germanium using ALD Al2O3

Abstract: Desirable intrinsic properties, namely, narrow bandgap and high carrier mobility, make germanium (Ge) an excellent candidate for various applications, such as radiation detectors, multi-junction solar cells, and field effect transistors. Nevertheless, efficient surface passivation of Ge has been an everlasting challenge. In this work, we tackle this problem by applying thermal atomic layer deposited (ALD) aluminum oxide (Al2O3), with special focus on the process steps carried out prior to and after dielectric … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

2
13
0

Year Published

2022
2022
2023
2023

Publication Types

Select...
5

Relationship

2
3

Authors

Journals

citations
Cited by 11 publications
(15 citation statements)
references
References 41 publications
2
13
0
Order By: Relevance
“…It is good to note that here the Ge bulk likely has an impact on the measured lifetime, since we achieved only a slightly higher lifetime of ∼800 μs from the same substrate material using well‐optimized Al 2 O 3 surface passivation. [ 6 ] This means that the SRV for the Ge sample with the annealed SiN x /Al 2 O 3 stack is in reality somewhat lower than the calculated maximum value.…”
Section: Resultsmentioning
confidence: 86%
See 2 more Smart Citations
“…It is good to note that here the Ge bulk likely has an impact on the measured lifetime, since we achieved only a slightly higher lifetime of ∼800 μs from the same substrate material using well‐optimized Al 2 O 3 surface passivation. [ 6 ] This means that the SRV for the Ge sample with the annealed SiN x /Al 2 O 3 stack is in reality somewhat lower than the calculated maximum value.…”
Section: Resultsmentioning
confidence: 86%
“…The Si substrates were 280 μm thick n‐type (phosphorous‐doped) Float‐zone (FZ) wafers with <100> orientation, 100 mm diameter, and 1–5 Ωcm resistivity. To clean the wafers and to remove the native oxide, the Ge wafers were dipped to 31.6% HCl for 90 s without a (consecutive) de‐ionized water (DIW) rinse, [ 6 ] whereas the Si wafers were cleaned by the standard RCA cleaning sequence with a hydrofluoric acid (HF) dip for 90 s followed by DIW rinsing as the last step. After the cleaning, a 20 nm‐thick SiN x layer was deposited on both sides of the Ge and Si substrates using a radio‐frequency (RF, 13.56 MHz) PECVD system (Plasmalab 80 Plus) at 380 °C with silane (SiH 4, gas flow 17.5 sccm), ammonia (NH 3, gas flow 50 sccm) and nitrogen (N 2, gas flow 332.5 sccm) as the precursor gases.…”
Section: Methodsmentioning
confidence: 99%
See 1 more Smart Citation
“…The integration of high-κ gate dielectrics such as HfO 2 and Al 2 O 3 on (100) and (110) crystal planes should not produce defects due to the effect of process temperature during deposition, rather only passivating the surface states and eliminating the interdiffusion of high-κ dielectric and channel materials. , Using these technologically important crystal planes, (100) and (110), from high electron and hole mobility Ge channel materials compared with Si along with a high-κ dielectric, one could make FinFET , or gate-all-around (GAA) NSFET for high-density and ultralow-power CMOS. However, the interfacial defects at the high-κ (e.g., HfO 2 ) and Ge channel material would require an interface passivation layer (IPL) to control the interface state density ( D it ). , An in situ ultrathin SiO 2 passivation layer from a tris­( tert -butoxy)­silanol (Si­(OH)­(OC-(CH 3 ) 3 ) 3 ) precursor during atomic layer deposited (ALD) gate dielectric or by a Si IPL layer and/or GeO x via thermal oxidation or by ozone oxidation was prescribed as IPL layer formation strategies for subsequent Al 2 O 3 and composite Al 2 O 3 /HfO 2 dielectrics deposition. In either case, the main objective was to reduce the D it at the high-κ/Ge heterointerface. Over the last two decades, surface recombination velocities (SRV) ≤ 1 cm/s were reported for Si, and ultralow SRV values were made possible by superior surface passivation with low D it ≈ 10 9 –10 12 eV –1 cm –2 . The extensive research on the surface passivation of Si with low D it over the decades has been transferred to p-Ge and n-Ge by several researchers. Noticeably, Berghuis et al have studied the surface passivation of bulk Ge using a combination of plasma-enhanced ALD (PEALD) and thermal ALD ...…”
Section: Introductionmentioning
confidence: 99%
“…However, the interfacial defects at the high-κ (e.g., HfO 2 ) and Ge channel material would require an interface passivation layer (IPL) to control the interface state density ( D it ). , An in situ ultrathin SiO 2 passivation layer from a tris­( tert -butoxy)­silanol (Si­(OH)­(OC-(CH 3 ) 3 ) 3 ) precursor during atomic layer deposited (ALD) gate dielectric or by a Si IPL layer and/or GeO x via thermal oxidation or by ozone oxidation was prescribed as IPL layer formation strategies for subsequent Al 2 O 3 and composite Al 2 O 3 /HfO 2 dielectrics deposition. In either case, the main objective was to reduce the D it at the high-κ/Ge heterointerface. Over the last two decades, surface recombination velocities (SRV) ≤ 1 cm/s were reported for Si, and ultralow SRV values were made possible by superior surface passivation with low D it ≈ 10 9 –10 12 eV –1 cm –2 . The extensive research on the surface passivation of Si with low D it over the decades has been transferred to p-Ge and n-Ge by several researchers. Noticeably, Berghuis et al have studied the surface passivation of bulk Ge using a combination of plasma-enhanced ALD (PEALD) and thermal ALD a-Si:H/Al 2 O 3 as well as a PEALD Al 2 O 3 stack and achieved an SRV as low as 2.7 cm/s. The D it ≈ 1 × 10 12 eV –1 cm –2 was determined from capacitance–voltage measurements of a PEALD Al 2 O 3 /Ge metal–oxide–semiconductor capacitor.…”
Section: Introductionmentioning
confidence: 99%