Active Power Factor Correction for Switching Power Supplies

Schlecht, M.F.; Miwa, Brett A.

doi:10.1109/tpel.1987.4307862

Cited by 87 publications

(8 citation statements)

References 4 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…5 is widely used in wide input voltage range applications, e.g. grid-interface power factor correction (PFC) circuits [23]- [26]. In the BTS architecture, the input voltage is at first boosted to an relatively fixed intermediate bus voltage that is equal to or higher than the maximum input voltage.…”

Section: Comparative Analysismentioning

confidence: 99%

A high-power-density wide-input-voltage-range isolated dc-dc converter having a MultiTrack architecture

Chen

Afridi

Chakraborty

et al. 2015

2015 IEEE Energy Conversion Congress and Exposition (ECCE)

View full text Add to dashboard Cite

This paper proposes a MultiTrack power conversion architecture that represent a new way of combining switchedcapacitor circuits and magnetics. The MultiTrack architecture reduces the voltage ratings on devices, reduces the voltage regulation stress of the system, improves the component utilization, and reduces the sizes of passive components. This architecture is suitable for power conversion applications that require both isolation and wide voltage conversion range. An 18 V to 80 V input, 5 V, 15 A output, 800 kHz, 0.93 inch 2 (1/16 brick equivalent) isolated dc-dc converter has been built and tested to verify the effectiveness of this architecture. By utilizing GaN switches, operating at higher frequency, and employing the MultiTrack architecture, the prototype converter achieves a power density of 453 W/inch 3 and a peak efficiency of 91.3%. This power density is 3x higher than the power density of the state-of-the-art commercial converters with comparable efficiency performance across the wide operation range.

show abstract

Section: Comparative Analysismentioning

confidence: 99%

A high-power-density wide-input-voltage-range isolated dc-dc converter having a MultiTrack architecture

Chen

Afridi

Chakraborty

et al. 2015

2015 IEEE Energy Conversion Congress and Exposition (ECCE)

View full text Add to dashboard Cite

show abstract

“…Instead of passive PFC we are using active PFC techniques which provide more reliable and effective liquid by providing controlled solid-state switches in tie with passive quantity (resistors, inductors and capacitors). Passive PFC circuits are heavier and larger [4]- [7]. A continues inductor current mode (CICM) operated boost converter has been broadly established for power factor correction (PFC).…”

Section: Introductionmentioning

confidence: 99%

Improvement of Power Quality of Boost Converter using Proportional Integral (P-I) Controller

Katara¹

2018

IJRASET

View full text Add to dashboard Cite

This manuscript presents a power factor correction based only key in lone output based converter with bargain add up to semiconductor device. In this anticipated converter on its own exchange is second-hand to corrected record output boost converter has enhanced warrant reason of the system and look up purgative excellence at enter AC mains. The anticipated converter is analyzed on MATLAB / SIMULINK platform and results are presented in this term paper.

show abstract

“…For example, for the designs illustrated in [12] and [13], the voltage stresses of switches and diodes are reduced by splitting voltage across the energy buffer capacitor to several dc-bus capacitors and / or by utilizing a multilevel cell structure, so that higher efficiency may be achieved with smaller voltage rating devices. Each of these approaches adds benefits in various aspects of the PFC problems, but none of them are particularly suited to major increases in switching frequency for dramatic miniaturization and for elimination of electrolytic capacitors.…”

Section: Introductionmentioning

confidence: 99%

New AC–DC Power Factor Correction Architecture Suitable for High-Frequency Operation

Lim

Otten

Perreault

2016

IEEE Trans. Power Electron.

View full text Add to dashboard Cite

Abstract-This paper presents a novel ac-dc power factor correction (PFC) power conversion architecture for single-phase grid interface. The proposed architecture has significant advantages for achieving high efficiency, good power factor, and converter miniaturization, especially in low-to-medium power applications. The architecture enables twice-line-frequency energy to be buffered at high voltage with a large voltage swing, enabling reduction in the energy buffer capacitor size, and elimination of electrolytic capacitors. While this architecture can be beneficial with a variety of converter topologies, it is especially suited for system miniaturization by enabling designs that operate at high frequency (HF, 3 -30 MHz). Moreover, we introduce circuit implementations that provide efficient operation in this range. The proposed approach is demonstrated for an LED driver converter operating at a (variable) HF switching frequency (3 -10 MHz) from 120 Vac, and supplying a 35 V dc output at up to 30 W. The prototype converter achieves high efficiency (92 %) and power factor (0.89), and maintains good performance over a wide load range. Owing to architecture and HF operation, the prototype achieves a high 'box' power density of 50 W / in 3 ('displacement' power density of 130 W / in 3 ), with miniaturized inductors, ceramic energy buffer capacitors, and a small-volume EMI filter.

show abstract

Active Power Factor Correction for Switching Power Supplies

Cited by 87 publications

References 4 publications

A high-power-density wide-input-voltage-range isolated dc-dc converter having a MultiTrack architecture

A high-power-density wide-input-voltage-range isolated dc-dc converter having a MultiTrack architecture

Improvement of Power Quality of Boost Converter using Proportional Integral (P-I) Controller

New AC–DC Power Factor Correction Architecture Suitable for High-Frequency Operation

Contact Info

Product

Resources

About