2023
DOI: 10.1109/tcsii.2023.3253659
|View full text |Cite
|
Sign up to set email alerts
|

ADRA: Extending Digital Computing-In-Memory With Asymmetric Dual-Row-Activation

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2023
2023
2025
2025

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 23 publications
0
1
0
Order By: Relevance
“…There is also another type of voltage-sensing operation of FeFETs by a bitline-discharging scheme [53]. An advantage of the source-follower voltage-sensing scheme is that it can be operated under a positive bias voltage following equation ( 8) regardless of whether V th is negative (figure 3(c)) or positive (figure 3(d)).…”
Section: Voltage-sensing Memorymentioning
confidence: 99%
“…There is also another type of voltage-sensing operation of FeFETs by a bitline-discharging scheme [53]. An advantage of the source-follower voltage-sensing scheme is that it can be operated under a positive bias voltage following equation ( 8) regardless of whether V th is negative (figure 3(c)) or positive (figure 3(d)).…”
Section: Voltage-sensing Memorymentioning
confidence: 99%