2018
DOI: 10.1109/tbcas.2018.2871184
|View full text |Cite
|
Sign up to set email alerts
|

Algorithm and VLSI Architecture Design of Low-Power SPIHT Decoder for mHealth Applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
8
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
6
2

Relationship

0
8

Authors

Journals

citations
Cited by 12 publications
(8 citation statements)
references
References 28 publications
0
8
0
Order By: Relevance
“…The proposed concept achieved the high throughput at eight gigabytes per sec with 40% IC ratio and its throughput is superior to prior methods. The study by Hsieh et al [29] presented a VLSI hardware based architecture design with low power, small size and high-performance algorithm design named as SPIHT. The proposed design includes very less code processing time and maintains the high quality while implementing the DWT based ECG image compression data.…”
Section: Related Workmentioning
confidence: 99%
See 1 more Smart Citation
“…The proposed concept achieved the high throughput at eight gigabytes per sec with 40% IC ratio and its throughput is superior to prior methods. The study by Hsieh et al [29] presented a VLSI hardware based architecture design with low power, small size and high-performance algorithm design named as SPIHT. The proposed design includes very less code processing time and maintains the high quality while implementing the DWT based ECG image compression data.…”
Section: Related Workmentioning
confidence: 99%
“…Achieved 40% IC ratio Not benchmarking Jui et.al [29] To introduce a VLSI hardware based architecture design…”
Section: Haffman Codingmentioning
confidence: 99%
“…Current literature uses two-band WFBs to analyze ECG signals [4][5][6][7][8][9][10]. Poor resolution (∆ω = π/2) of low and highfrequency bands during signal decomposition is the major drawback of two-band WFBs.…”
Section: Selection Of Wavelet Transform and Filter Bank Architecturementioning
confidence: 99%
“…A VLSI architecture with tree-based approach for towards image encoder based compression is given in Hsieh et al [20]. An energy efficient implementation of VLSI architecture for image compression is introduced in Chen et al [21] considering ultra-high definition frame.…”
Section: Introductionmentioning
confidence: 99%