An 8-State DC-Controllable Run-Length-Limited Code for the Optical-Storage Channel

Noda, Makoto; Yamagishi, Hiroyuki

doi:10.1143/jjap.44.3462

Cited by 7 publications

(3 citation statements)

References 12 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…4) The complexity of the super-trellis, i.e., the number of states and branches, should be kept at a minimum. According to 5) there are 34 states and 130 branches for the super-trellis of the 17pp code with PR memory length L ¼ 4, i.e., five tap targets. This is why another ð1; 7Þ code having only 20 states and 74 branches for L ¼ 4 is presented there as well.…”

Section: Rll ð1; 9þ Codementioning

confidence: 99%

Turbo Equalization of Run Length Limited (1,9) and Low Density Parity Check Code for Super Resolution Nearfield Structure Read Only Memory Discs with 60 nm Minimum Mark Length

Theis

Chen

Hepper

et al. 2009

jjap

View full text Add to dashboard Cite

Due to severe intersymbol interference and low signal-to-noise ratio of super resolution nearfield structure (SuperRENS) random read-outs, turbo equalization techniques are applied to lower bit error rates. A d 1k 9r 5 run length limited (RLL) modulation code having minimum runlength d ¼ 1, maximum runlength k ¼ 9 and repeated minimum transition run limitation of r ¼ 5 has been developed with emphasis on low joint bit detection and demodulation (super-trellis) complexity for use within turbo equalization schemes. Bit error rate (BER) performance of d 1k 9r 5 code over partial response-channels is similar to 17pp code while the super-trellis detector complexity of d 1k 9r 5 code is reduced. Low-frequency suppression performance of d 1k9r 5 code is similar to that of 17pp code under the same DC control redundancy. BER results for measured data from a 60 nm SuperRENS read only memory disc employing an InSb mask layer, using d 1k 9r 5 modulation and a high-rate quasi-cyclic low density parity check (LDPC) code, correspond well to simulation results. Continuously decreasing BERs down to 2 Â 10 À5 after five iterations show that a turbo equalization scheme incorporating d 1k 9r 5 super-trellis detection can be successfully applied in SuperRENS storage systems together with an LDPC code.

show abstract

Section: Rll ð1; 9þ Codementioning

confidence: 99%

Turbo Equalization of Run Length Limited (1,9) and Low Density Parity Check Code for Super Resolution Nearfield Structure Read Only Memory Discs with 60 nm Minimum Mark Length

Theis

Chen

Hepper

et al. 2009

jjap

View full text Add to dashboard Cite

show abstract

“…One commonly used strategy to achieve DC control is allowing input blocks to be mapped to more than one codeword, and the encoder then selects the codeword that yields a better DC suppression [10, p. 29]. In the Blu-ray standard, this strategy is applied through the use of parity-preserving encoders: such encoders map each input block to a codeword that has the same parity (of the number of 1s), and DC control is achieved by reserving one bit in the input block to be set to a value that minimizes the DC contents [8, §11.4.3], [9], [11], [12], [13], [16].…”

Section: Introductionmentioning

confidence: 99%

On Parity-Preserving Variable-Length Constrained Coding

Roth

Siegel

2020

2020 IEEE International Symposium on Information Theory (ISIT)

View full text Add to dashboard Cite

Previous work by the authors on parity-preserving fixed-length constrained encoders is extended to the variablelength case. Parity-preserving variable-length encoders are formally defined, and, to this end, Kraft conditions are developed for the parity-preserving variable-length setting. Then, a necessary and sufficient condition is presented for the existence of deterministic parity-preserving variable-length encoders for a given constraint. Examples are provided that show that there are coding ratios where parity-preserving variable-length encoders exist, while fixed-length encoders do not.

show abstract

“…One implementation of this strategy uses parity-preserving encoders, whereby the parity (i.e., the modulo-2 sum) of the input sequence within nonoverlapping windows (each consisting of one or more pblocks) is preserved at the output. DC control can be achieved by reserving one input bit in that window and selecting its value so as to minimize the DC contents [9, §11.4.3], [10], [14], [15], [16], [18]. Parity-preserving RLL codes are used in the Blu-ray standard.…”

Section: Introductionmentioning

confidence: 99%