2012 Symposium on VLSI Circuits (VLSIC) 2012
DOI: 10.1109/vlsic.2012.6243841
|View full text |Cite
|
Sign up to set email alerts
|

An 85dB SFDR 67dB SNDR 8OSR 240MS/s ΔΣ ADC with nonlinear memory error calibration

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2012
2012
2014
2014

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
references
References 4 publications
0
0
0
Order By: Relevance