2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS) 2016
DOI: 10.1109/icecs.2016.7841249
|View full text |Cite
|
Sign up to set email alerts
|

An adaptive FET sizing technique for high efficiency thermoelectric harvesters

Abstract: Abstract-A theoretical analysis of losses in low power thermoelectric harvester interfaces is used to find expressions for properly sizing the power transistors according to the input voltage level. These expressions are used to propose an adaptive FET sizing technique that tracks the input voltage level and automatically reconfigures the converter in order to improve its conversion efficiency. The performance of a low-power thermoelectric energy harvesting interface with and without the proposed technique is … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2018
2018
2018
2018

Publication Types

Select...
2

Relationship

1
1

Authors

Journals

citations
Cited by 2 publications
(3 citation statements)
references
References 13 publications
0
3
0
Order By: Relevance
“…There are three possible methods to perform this improvement. The first method is to adjust the power transistors' widths to track the optimal values [13]. This technique is relatively simple to implement and successfully reduces the total losses of the converter.…”
Section: A Efficiency Optimizationmentioning
confidence: 99%
See 1 more Smart Citation
“…There are three possible methods to perform this improvement. The first method is to adjust the power transistors' widths to track the optimal values [13]. This technique is relatively simple to implement and successfully reduces the total losses of the converter.…”
Section: A Efficiency Optimizationmentioning
confidence: 99%
“…This switch contributes with conduction and switching losses whose sum can be expressed as: where f s is the switching frequency of the converter, f h is the frequency of connecting different harvesters, k is the power consumption factor of a driver circuit, R N is the resistance per unit width, C N is the gate capacitance per unit width and W EN is the width of the inductor sharing switch. It is interesting to notice that, if the leakage losses are neglected, the relations between the optimal transistors' widths can be derived [13] as:…”
Section: A Efficiency Optimizationmentioning
confidence: 99%
“…Technical losses in LV network can be calculated by DAMS applications, and then using billing data of LV customers "non-technical" losses can be allocated (theft, bad meters). Now, distribution transformers areas can be ranked according to the level of non-technical losses, and field crews sent to critical locations for control [17]. After reducing theft or metering failures, the injection of energy will be also reduced.…”
Section: Reduction Of Non-technical Lossesmentioning
confidence: 99%