2015
DOI: 10.1007/s10470-015-0603-2
|View full text |Cite
|
Sign up to set email alerts
|

An adaptive voltage scaling DC–DC converter based on embedded pulse skip modulation

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2016
2016
2019
2019

Publication Types

Select...
2
1

Relationship

1
2

Authors

Journals

citations
Cited by 3 publications
(3 citation statements)
references
References 17 publications
0
3
0
Order By: Relevance
“…In order to eliminate a subset of worst-case margin, the CPR delay line has been widely used in typical AVS [5,13,14] . A programmable critical path emulator was proposed to closely track the actual critical path to minimize the scaling voltage margin [19] .…”
Section: Delay-dt and Judgment Modulementioning
confidence: 99%
See 2 more Smart Citations
“…In order to eliminate a subset of worst-case margin, the CPR delay line has been widely used in typical AVS [5,13,14] . A programmable critical path emulator was proposed to closely track the actual critical path to minimize the scaling voltage margin [19] .…”
Section: Delay-dt and Judgment Modulementioning
confidence: 99%
“…The delay-DT similar to that in Ref. [5] and Ref. [14] is designed to test the slack time of a test pulse propagating the critical path delay line.…”
Section: Delay-dt and Judgment Modulementioning
confidence: 99%
See 1 more Smart Citation