Proceedings of Second International Conference on Signal Processing, Image Processing and VLSI 2015
DOI: 10.3850/978-981-09-6200-5_d-46
|View full text |Cite
|
Sign up to set email alerts
|

An Advanced Canny Edge Detector and its Implementation on Xilinx FPGA

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2016
2016
2016
2016

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 0 publications
0
1
0
Order By: Relevance
“…Several threshold techniques [9,10,11,12,13] have been implemented to adapt threshold values to produce high quality edges. Some studies discussed edge detection parallelization to increase the execution speedup [14,15,16,17 ].…”
Section: Introductionmentioning
confidence: 99%
“…Several threshold techniques [9,10,11,12,13] have been implemented to adapt threshold values to produce high quality edges. Some studies discussed edge detection parallelization to increase the execution speedup [14,15,16,17 ].…”
Section: Introductionmentioning
confidence: 99%