14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems 2011
DOI: 10.1109/ddecs.2011.5783049
|View full text |Cite
|
Sign up to set email alerts
|

An analog perspective on device reliability in 32nm high-κ metal gate technology

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2011
2011
2019
2019

Publication Types

Select...
4

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(1 citation statement)
references
References 13 publications
0
1
0
Order By: Relevance
“…For example, in [Kri03] an optimum operating voltage to balance NBTI degradation against transistor voltage headroom is presented. A number of passive techniques, like burn-in and calibration, are used in [Cho11a,Cho11b] to compensate the aging-induced offset in different structures. Body biasing and…”
Section: Degradation Mitigation Examplesmentioning
confidence: 99%
“…For example, in [Kri03] an optimum operating voltage to balance NBTI degradation against transistor voltage headroom is presented. A number of passive techniques, like burn-in and calibration, are used in [Cho11a,Cho11b] to compensate the aging-induced offset in different structures. Body biasing and…”
Section: Degradation Mitigation Examplesmentioning
confidence: 99%