2021 Wave Electronics and Its Application in Information and Telecommunication Systems (WECONF) 2021
DOI: 10.1109/weconf51603.2021.9470646
|View full text |Cite
|
Sign up to set email alerts
|

An Approach for Development of RISC- V Based Transport Layer Controller

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 9 publications
0
1
0
Order By: Relevance
“…Moreover, an approach to developing a dynamically reconfigurable transport layer controller architecture in ASIC was presented by Suvorova [12]. These designs were based on dynamically reconfigurable automata and finite state machine [13], [14] with DataPath [15], [16]. For more efficiency, Suvorova [17] proposed an approach to developing a dynamically reconfigurable transport layer controller based on a processor core with reduced instruction set computer V (RISC-V) architecture.…”
Section: Introductionmentioning
confidence: 99%
“…Moreover, an approach to developing a dynamically reconfigurable transport layer controller architecture in ASIC was presented by Suvorova [12]. These designs were based on dynamically reconfigurable automata and finite state machine [13], [14] with DataPath [15], [16]. For more efficiency, Suvorova [17] proposed an approach to developing a dynamically reconfigurable transport layer controller based on a processor core with reduced instruction set computer V (RISC-V) architecture.…”
Section: Introductionmentioning
confidence: 99%