An approach to instruction set compiled simulator development based on a target processor C compiler back-end design

Djukic, Miodrag; Cetic, Nenad; Obradovic, Radovan; Popović, Miroslav

doi:10.1007/s11334-013-0220-0

Cited by 2 publications

(2 citation statements)

References 13 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The main goal of the paper is to add the capability of automatic parallelization of existing sequential C code to C compiler, which has been previously developed by our group [6][7][8]. This C compiler is targeting modern digital signal processors (DSP), including Cirrus Logic Coyote 32 architecture, which is also our target architecture (TA).Significant part of this C compiler is reused.…”

Section: Introductionmentioning

confidence: 99%

“…Existing global scheduler [7] could be reused for scheduling instructions of parallel program to each core, as well. Besides, the C compiler could be extended with already developed instruction set compiled simulator for Coyote DSP [8], which would certainly have to be extended for use with modified compiler, i.e. for simulation of parallel program execution.…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

An Approach to Parallelization of Sequential C Code

Vranic

Marinkovic

Djukic

et al. 2011

2011 Second Eastern European Regional Conference on the Engineering of Computer Based Systems

Self Cite

View full text Add to dashboard Cite

Massive parallel computing (MPC) originally appeared in the arena of multi-core processors and graphic processing units with parallel computing architecture. Nevertheless, most embedded software is still written in C, therefore C code parallelization is being subject of many ongoing R&D efforts. The most prominent approaches to parallelization of C code include Intel Cilk Plus, OpenCL, vfAnalyst, etc. The objective of this paper is to contribute to the automatic parallelization of existing sequential C code, without any source code modifications/annotations, by proposing two appropriate algorithms for parallelization, Block algorithm, and Operation based algorithm.

show abstract

Section: Introductionmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%