An Area-Efficient FPGA Implementation of Network-on-Chip (NoC) Router Architecture for Optimized Multicore-SoC Communication

Poovendran, R.; Sumathi, S.

doi:10.1166/sl.2018.3985

Search citation statements

Order By: Relevance

Paper Sections

Select...

1time Synchronization Policy1

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2019

2022

Publication Types

Select...

Other4

Article1

Relationship

Self Cite0

Independent5

Authors

Journals

Cited by 6 publications

(1 citation statement)

References 0 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The synchronization of redundant resources is the basis of switching, and the computer realizes the synchronization of three computers through flight control cycle synchronization [9] . The schematic diagram of aircraft computer single flight control cycle synchronization design requirements is shown in the figure 2.…”

Section: 1time Synchronization Policymentioning

confidence: 99%

A heterogeneous redundancy method for flight control computer based on mutual exclusion and spin mechanism

Chen

Yang

Zhang

et al. 2022

J. Phys.: Conf. Ser.

View full text Add to dashboard Cite

In order to meet the requirements of high reliability and economy of space launch vehicle control system, a heterogeneous redundancy method of flight control computer based on mutual exclusion and spin mechanism is proposed in this paper. This method avoids common cause failure mode and improves hardware resource utilization efficiency by resolving redundancy. The reliability and economy of the launch vehicle control system can be improved without increasing the cost of volume and weight.

show abstract

Section: 1time Synchronization Policymentioning

confidence: 99%