2016
DOI: 10.1109/tcpmt.2015.2466679
|View full text |Cite
|
Sign up to set email alerts
|

An Assessment of Risk of Fracture During Wirebond Over Active Circuits on ULK Dies

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2018
2018
2019
2019

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 42 publications
0
2
0
Order By: Relevance
“…1. However, the near continuous implementation of new lowk dielectrics with each new technology was not without significant and well documented challenges [107][108][109][110][111] that severely impacted the development of the associated metallization, [112][113][114] patterning, [115][116][117][118][119] and packaging [120][121][122][123] processes needed to fabricate a high yielding metal interconnect. By the mid 2010's, the challenges of implementing new low-k SiOCH ILDs with k ≤ 2.3 had reached a breaking point relative to overall technology development goals for numerous reasons.…”
Section: The End Of Permittivity Scaling?mentioning
confidence: 99%
See 1 more Smart Citation
“…1. However, the near continuous implementation of new lowk dielectrics with each new technology was not without significant and well documented challenges [107][108][109][110][111] that severely impacted the development of the associated metallization, [112][113][114] patterning, [115][116][117][118][119] and packaging [120][121][122][123] processes needed to fabricate a high yielding metal interconnect. By the mid 2010's, the challenges of implementing new low-k SiOCH ILDs with k ≤ 2.3 had reached a breaking point relative to overall technology development goals for numerous reasons.…”
Section: The End Of Permittivity Scaling?mentioning
confidence: 99%
“…2,3 Similarly, computational modeling had a profound impact on the development of low-k materials via providing insight into both structureproperty relationships [817][818][819][820] and process induced performance and reliability issues. [821][822][823] The optimal use of high-k and low-k dielectrics in both CMOS transistors, Cu interconnects, and pitchdivision patterning stacks was also guided by intensive computational device, 824 thermal-mechanical packaging reliability, 122,123,[162][163][164] and optical proximity correction (OPC) modeling. 147,243,825 Further, computational modeling has already played a significant role in guiding the selection of materials for future beyond CMOS devices and their optimization.…”
Section: The Other M's: Metrology and Modelingmentioning
confidence: 99%