2014
DOI: 10.18052/www.scipress.com/ilcpa.36.327
|View full text |Cite
|
Sign up to set email alerts
|

An Effect Etching Time on Structure Properties of Nano-Crystalline p-Type Silicon

Abstract: This paper reports the influence of the etching time on structural characteristics of porous silicon manufactured by electrochemical etching (ECE) anodization p-type silicon wafers. Micro and nano-structural features of the samples are mainly investigated by XRD and AFM techniques. The morphological properties of PS layer such as nano-crystalline size, the structure aspect of PS layer and lattice constant have been investigated. Nanocrystals size (grain size) computing from XRD data (145 to 85) nm is resulting… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2017
2017
2017
2017

Publication Types

Select...
2

Relationship

2
0

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 2 publications
0
2
0
Order By: Relevance
“…The formation of porous silicon layers on crystalline Si wafers using electro-chemical etching ECE. Electro-chemical etching is one of the simplest and most reliable methods used to synthesis porous silicon PS [1][2][3]. Typically, the PS layer is sandwiched between the c-Si substrate and a metallic contact.…”
Section: Introductionmentioning
confidence: 99%
“…The formation of porous silicon layers on crystalline Si wafers using electro-chemical etching ECE. Electro-chemical etching is one of the simplest and most reliable methods used to synthesis porous silicon PS [1][2][3]. Typically, the PS layer is sandwiched between the c-Si substrate and a metallic contact.…”
Section: Introductionmentioning
confidence: 99%
“…The formation of porous silicon layers on crystalline Si wafers using electro-chemical etching ECE. Electro-chemical etching is one of the simplest and most reliable methods used to synthesis porous silicon PS [1][2][3]. Typically, the PS layer is sandwiched between the c-Si substrate and a metallic contact.…”
Section: Introductionmentioning
confidence: 99%