2013 8th IEEE Design and Test Symposium 2013
DOI: 10.1109/idt.2013.6727129
|View full text |Cite
|
Sign up to set email alerts
|

An efficient BER-based reliability method for SRAM-based FPGA

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2014
2014
2019
2019

Publication Types

Select...
3
1

Relationship

1
3

Authors

Journals

citations
Cited by 4 publications
(1 citation statement)
references
References 21 publications
0
1
0
Order By: Relevance
“…Error Detection and Correction Codes (EDAC) can also be a solution to minimize redundancy overheads. Hardware checkpoint and recovery [5] can also be used to protect computations against faults occurrence and errors propagation with an acceptable time overhead.…”
Section: Introductionmentioning
confidence: 99%
“…Error Detection and Correction Codes (EDAC) can also be a solution to minimize redundancy overheads. Hardware checkpoint and recovery [5] can also be used to protect computations against faults occurrence and errors propagation with an acceptable time overhead.…”
Section: Introductionmentioning
confidence: 99%