An Efficient Bridge Architecture for NoC Based Systems on FPGA Platform

Guruprasad, S. P.; Chandrasekar, B. S.

doi:10.1007/978-3-030-34387-3_46

Advances in Intelligent Systems and Computing

2019

DOI: 10.1007/978-3-030-34387-3_46

|View full text |Cite

An Efficient Bridge Architecture for NoC Based Systems on FPGA Platform

S. P. Guruprasad

B. S. Chandrasekar

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2023

Publication Types

Select...

Article1

Relationship

Self Cite0

Independent1

Authors

Journals

Cited by 1 publication

References 6 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

A high-performance dual classifier based packet classification engine on FPGA

Midde,

Maruvada

2023

JELE

View full text Add to dashboard Cite

Security is one of the key elements of real-time communication systems, especially with the developments in digital communication systems. One of the most crucial networking activities that guards against hacking and unintentional consequences on connected devices is packet classification. The router's and other linked devices' sluggish processing speeds are a problem for implementing real-time packet classification. This paper proposes a novel parallel architecture for packet classification in routers. The design that has been suggested uses the parallelism that modern hardware technologies offer to categorize several packets at once to increase throughput, lower energy usage, and drastically lower latency. The suggested design supports multiple data reads by utilizing Dual Port RAM, or DPRAM. They have low latency performance and allow for fast rate packet lookup, making them the preferable choice for stage memory. The DPRAM provides the data to the packet scheduling module. The packets are received concurrently by the two subsequent packet splitter units. The throughput of packet classification increases as a result. In this paper, a parallel packet categorization architecture using FPGA is explored for maximizing throughput and maintain allowable latency while preserving low energy consumption. The classifier has the lowest energy efficiency of 7.2nJ and less latency of 58 ns. Its throughput may reach 668 MPPS (million packets per second).

show abstract

A high-performance dual classifier based packet classification engine on FPGA

Midde,

Maruvada

2023

JELE

View full text Add to dashboard Cite

show abstract

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

An Efficient Bridge Architecture for NoC Based Systems on FPGA Platform

Cited by 1 publication

References 6 publications

A high-performance dual classifier based packet classification engine on FPGA

A high-performance dual classifier based packet classification engine on FPGA

Contact Info

Product

Resources

About