An efficient hardware supported and parallelization architecture for intelligent systems to overcome speculative overheads

Abstract

In the last few decades, technology advancements have paved the way for the creation of intelligent and autonomous systems that utilize complex calculations which are both time‐consuming and central processing unit intensive. As a consequence, parallel processing systems are gaining popularity to enhance overall computer performance. Programmers should be able to efficiently utilize available hardware resources with parallelization in an ideal world. Through the automatic parallelization of sequential code, multithreading can be executed without extra supervision. However, a wide range of software dependencies prevents this from being feasible. An architectural framework for speculative parallelization along with an efficient memory analysis and computational algorithms for the code generation are proposed that can provide optimal performance. Furthermore, a suitable support of hardware design as a runtime library to the proposed architectural framework is presented which can be used to recover misspeculated results during execution to minimize speculative parallelism overhead. The implementation makes use of the Low‐Level Virtual Machine compiler infrastructure and is tested on numerous benchmarks, thus making it highly scalable in terms of programming languages and architectures. According to our experimental results, there is significant potential for speedup increase. In comparison to the overall function speedup, that is, geomean speedup of 5.2× approximately when using the proposed architecture without hardware support, the proposed architectural framework and algorithm with hardware support give an average geomean speedup of 7.0× approximately on the given benchmark which is written in C/C++.

A novel hybrid model integrating MFCC and acoustic parameters for voice disorder detection

“…Moreover, recognizing the importance of data scaling in the modeling process, a standard scaler was applied to the MFCC data. This scaling technique standardizes the feature values, placing them on a common scale, which is particularly crucial when employing algorithms that are sensitive to the magnitude of input features 54 . This preprocessing step aids in the stability and convergence of subsequent modeling efforts, ensuring that all features contribute equally to the analysis.…”

A new thread-level speculative automatic parallelization model and library based on duplicate code execution

“…In [8], a new architectural framework and speculative algorithm is presented, especially designed for intelligent systems and to take advantage of the Hardware Transactional Memory (HTM) instructions available in some processors. The framework describes three phases.…”

Adaptive Stochastic Fault Tolerance for Self-Healing P2P Networks

“…The proposed advanced hardware-supported and parallelization architecture, designed for intelligent systems, offers improved computational capabilities that align with the objectives of implementing robust fault tolerance models in Peer-to-Peer networks [29]. Additionally, when integrated with a groundbreaking decentralized group key management scheme tailored for cloud-based vehicular IoT networks, it fortifies security measures and enhances the resilience and self-healing mechanisms within distributed P2P infrastructures [30] [18].…”