2018 International Symposium on Advanced Electrical and Communication Technologies (ISAECT) 2018
DOI: 10.1109/isaect.2018.8618748
|View full text |Cite
|
Sign up to set email alerts
|

An Efficient HW/SW Partitioning Algorithm for Power Optimization in Embedded Systems

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2019
2019
2020
2020

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 20 publications
0
1
0
Order By: Relevance
“…The HW/SW partitioning algorithm can optimize multiple targets, such as minimizing power consumption [19], [20], hardware area [21], [22], and increasing the acceleration ratio [23]- [25]. Arato et al categorized HW/SW partitioning problems into two types in [26]: a small part can be solved in polynomial time, usually using dynamic programming [27], integer linear programming [28], and accurate algorithms such as branch and bound [29].…”
Section: Introductionmentioning
confidence: 99%
“…The HW/SW partitioning algorithm can optimize multiple targets, such as minimizing power consumption [19], [20], hardware area [21], [22], and increasing the acceleration ratio [23]- [25]. Arato et al categorized HW/SW partitioning problems into two types in [26]: a small part can be solved in polynomial time, usually using dynamic programming [27], integer linear programming [28], and accurate algorithms such as branch and bound [29].…”
Section: Introductionmentioning
confidence: 99%