An efficient unused integrated circuits detection algorithm for parallel scan architecture

Abstract

In recent days, many integrated circuits (ICs) are operated parallelly to increase switching operations in on-chip static random access memory (SRAM) array, due to more complex tasks and parallel operations being executed in many digital systems. Hence, it is important to efficiently identify the long-duration unused ICs in the on-chip SRAM memory array layout and to effectively distribute the task to unused ICs in SRAM memory array. In the present globalization, semiconductor supply chain detection of unused SRAM in large memory arrays is a very difficult task. This also results in reduced lifetime and more power dissipation. To overcome the above-mentioned drawbacks, an efficient unused integrated circuits detection algorithm (ICDA) for parallel scan architecture is proposed to differentiate the ‘0’ and ‘1’ in a larger SRAM memory array. The proposed architecture avoids the unbalancing of ‘0’ and ‘1’ concentrations in the on-chip SRAM memory array and also optimizes the area required for the memory array. As per simulation results, the proposed method is more efficient in terms of reliability, the detection rate in both used and unused ICs and reduction of power dissipation in comparison to conventional methods such as backscattering side-channel analysis (BSCA) and network attached storage (NAS) algorithm.

Enhancing 5G LTE Communications: A Novel LDPC Decoder for Next-Generation Systems

“…Channel coding is the term for this. Codes can also be used to reduce the number of bits required to provide legitimate data, a process known as source coding [2,3]. This study deals with channel coding schemes for two critical communication systems, which shows that, by employing effective channel coding schemes in these systems, their overall performance may be improved in a variety of ways, bringing them to practical applications in the real world [4][5][6].…”