2016
DOI: 10.1109/tim.2016.2564038
|View full text |Cite
|
Sign up to set email alerts
|

An Eight-Channel 4.5-ps Precision Timestamps-Based Time Interval Counter in FPGA Chip

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
23
0

Year Published

2017
2017
2019
2019

Publication Types

Select...
7

Relationship

1
6

Authors

Journals

citations
Cited by 39 publications
(23 citation statements)
references
References 34 publications
0
23
0
Order By: Relevance
“…Sherman's SDR results were post-processed using an averaging interval of τ ≈ 10 3 s. Therefore, their results are not comparable to ours (see Section V-C for details). Table III lists the standard deviations σ of multiple TIC implementations capable of 1 PPS measurement, mostly taken from a comparison published by Szplet et al [19]. The performance of our SDR system is comparable to that of FPGA-borne solutions (same order of magnitude).…”
Section: Comparison With Dmtd Tic and Sdr Systemsmentioning
confidence: 94%
“…Sherman's SDR results were post-processed using an averaging interval of τ ≈ 10 3 s. Therefore, their results are not comparable to ours (see Section V-C for details). Table III lists the standard deviations σ of multiple TIC implementations capable of 1 PPS measurement, mostly taken from a comparison published by Szplet et al [19]. The performance of our SDR system is comparable to that of FPGA-borne solutions (same order of magnitude).…”
Section: Comparison With Dmtd Tic and Sdr Systemsmentioning
confidence: 94%
“…Hamamatsu HH11870, which provides a pulse of amplitude 2.2 V and width 9 ns for each detected photon, with a pulse pair resolution of 18 ns) can be directly fed to a digital input of a slave and counted by the local FPGA, since the time resolution is smaller than the input pulses duration. The time resolution can be further improved to the 100 ps level by using a Vernier delay line within the FPGA 16 . However, in such situation the delay line can suffer from possible instabilities of the power supply, which can arise if other outputs of the FPGA are concurrently used.…”
Section: A Focus On the Slave Module Designmentioning
confidence: 99%
“…The generator was placed in a climatic chamber PL-2J (ESPEC). The short TIs between START and STOP pulses (≤ 10 µs) were measured using a DSA90804A oscilloscope (Keysight) [25] and the longer ones with the use of a newly developed precise time interval counter with a precision even as low as 3 ps [26]. Both the TIG and the counter were driven by two separate rubidium generators FS725 (Stanford Research Systems).…”
Section: Test Setupmentioning
confidence: 99%