2005 9th International Workshop on Cellular Neural Networks and Their Applications
DOI: 10.1109/cnna.2005.1543215
|View full text |Cite
|
Sign up to set email alerts
|

An Emulated Digital Retina Model Implementation on FPGA

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 8 publications
(3 citation statements)
references
References 2 publications
0
3
0
Order By: Relevance
“…CNN templates are kept directly on the chip, and the images to process are partially stored on the FPGA memory according to an accurate trade-off between internal memory available and input throughput. The Falcon architecture has found application in a number of tasks, like the emulation of a digital retina model in real-time [7].…”
Section: State Of the Art Of Cnn-um Emulation On Fpgamentioning
confidence: 99%
“…CNN templates are kept directly on the chip, and the images to process are partially stored on the FPGA memory according to an accurate trade-off between internal memory available and input throughput. The Falcon architecture has found application in a number of tasks, like the emulation of a digital retina model in real-time [7].…”
Section: State Of the Art Of Cnn-um Emulation On Fpgamentioning
confidence: 99%
“…These CNN-based retina models can be realized in different forms, such as software simulator, analog VLSI 2 EURASIP Journal on Advances in Signal Processing chips, and emulated-digital hardware (ASIC or FPGA) [6,7]. However, the determination of the model parameters requires very high computing power and accurate solution.…”
Section: Introductionmentioning
confidence: 99%
“…By using reconfigurable FPGAs, we could handle the inherently multilayer structure of a retina model, and the parameters and values can be represented with scalable accuracy [10,11]. The previously elaborated single-channel model [7] was extended to a multichannel one with higher hardware requirements and optimizations. The complete real-time system (about 30 frame/sec) based on FPGA, video camera, and monitor was built up to verify the model's behavior and to analyze the effect of parameter accuracy.…”
Section: Introductionmentioning
confidence: 99%