2013 IEEE 10th International Conference on ASIC 2013
DOI: 10.1109/asicon.2013.6811911
|View full text |Cite
|
Sign up to set email alerts
|

An extensible and real-time compressive sensing reconstruction hardware for WBANs using OMP

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
4
0

Year Published

2016
2016
2018
2018

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(4 citation statements)
references
References 8 publications
0
4
0
Order By: Relevance
“…The number of iterations is 16 for a 16-sparse signal. Hence, the number of samples processed per second is 256/(32 × 3.2 × 16 × 10 −9 )=156.25 × 10 6 whereas the existing design of [8] can process 256/(474 × 4.15 × 16 × 10 −9 ) = 8.133 × 10 6 samples per second. As the input word length is set to 16, the proposed design can support a processing speed of up to 156.25 × 10 6 × 16=2.5 × 10 9 bits per second (bps), which is faster than the speed required for the reconstruction of a 1080p, 30fps, 4:2:2 YCbCr HD video stream.…”
Section: Synthesis Results and Comparisonmentioning
confidence: 99%
See 3 more Smart Citations
“…The number of iterations is 16 for a 16-sparse signal. Hence, the number of samples processed per second is 256/(32 × 3.2 × 16 × 10 −9 )=156.25 × 10 6 whereas the existing design of [8] can process 256/(474 × 4.15 × 16 × 10 −9 ) = 8.133 × 10 6 samples per second. As the input word length is set to 16, the proposed design can support a processing speed of up to 156.25 × 10 6 × 16=2.5 × 10 9 bits per second (bps), which is faster than the speed required for the reconstruction of a 1080p, 30fps, 4:2:2 YCbCr HD video stream.…”
Section: Synthesis Results and Comparisonmentioning
confidence: 99%
“…In Table II, we show the synthesis results of the proposed designs and existing designs [8,9] in terms of the maximum frequency, clock period, number of cycles (NOC) per frame, reconstruction time, area, and area-delay-product (ADP). The second and third column of Table II show the synthesis results with 90nm CMOS library of the proposed and existing design [8] when the input word length is 16 bits, M = 64, N = 256, and K = 16. The proposed design operates at a maximum frequency of 312MHz and completes the processing of every 256-sample frame in 32 3.2-nanosecond cycles.…”
Section: Synthesis Results and Comparisonmentioning
confidence: 99%
See 2 more Smart Citations