An FPGA architecture with enhanced datapath functionality

Abstract

Although FPGAs are a cost-efficient alternative for both ASICs and general purpose processors, they still result in designs which are more than an order of magnitude more costly and slower than their equivalents implemented in dedicated logic. This efficiency gap makes FPGAs less suitable for high-volume cost-sensitive applications (e.g. embedded systems).We show that the intrinsic cost of traditional general-purpose FPGAs can be reduced if they are designed to target an application domain or a class of applications only. We propose a method of the application-domain characterization and apply it to characterize DSP. A novel FPGA logic block architecture derived based on such an analysis, and which exploits properties of target applications, is presented. Its key feature is the 'mixed-level granularity' being a trade-off between fine and coarse granularity required for the implementation of datapath and random logic functions, respectively. This leads to a factor of four improvement in the LUT memory size compared to commercial FPGAs, and, assuming a standardcell implementation, a 1.6-2.8 lower datapath mapping cost. A modified mixed-grain architecture with the ALU-like functionality reduces the LUT memory size by a factor of 16 compared to commercial FPGAs, and mapped onto standard cells has a 1.9-3.3 times higher datapath mapping efficiency. For these reasons, the proposed FPGA architectures may be an interesting alternative to the traditional general-purpose FPGA devices, especially if characteristics of a target application domain are known a priori.

Unidirectional Multi-Bit FPGA Architecture For Area Efficient Implementation of Datapath Circuits

“…Therefore the investigation can focus on the effect of the routing fabric on areaefficiency rather than a 2 dimensional problem involving variations in both routing and logic block design. 2) In addition to the studies in [11], [12], [13], [14], [15] and [21] which employ multi-bit logic blocks, commercial FPGAs from Xilinx [16] and Altera [1] already use similar block types, such as DSPs and multi-bit addressable memory blocks, to process multi-bit signals.…”

Unidirectional Multi-Bit FPGA Architecture For Area Efficient Implementation of Datapath Circuits

“…Therefore the investigation can focus on the effect of the routing fabric on areaefficiency rather than a 2 dimensional problem involving variations in both routing and logic block design. 2) In addition to the studies in [11], [12], [13], [14], [15] and [21] which employ multi-bit logic blocks, commercial FPGAs from Xilinx [16] and Altera [1] already use similar block types, such as DSPs and multi-bit addressable memory blocks, to process multi-bit signals.…”