2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S) 2017
DOI: 10.1109/s3s.2017.8309224
|View full text |Cite
|
Sign up to set email alerts
|

An implementation of 2RW dual-port SRAM using 65 nm Silicon-on-Thin-Box (SOTB) for smart IoT

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2018
2018
2023
2023

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
references
References 0 publications
0
0
0
Order By: Relevance