This paper presents the design and simulation of High gain S ource degenerated Cascode LNA for Wi-max and W-CDMA applications at 3.5GHz. The design uses an enhanced cascade topology to attain improved forward gain and noise figure. Th is design includes lumped elements like inductor, capacitor and resistors to design input and output matching networks. The targeted narrow-band gain, impedance matching and noise figure are achieved at the 3.5GHz . Circuit has been designed Using standard UMC 0.18µm CMOS technology and simulated in the Cadence S pectre RF tool . Targeted narrowband gain, noise figure, are 25dB and 2dB respectively. The designed circuit exhibits narrow-band gain of 27.18 dB and noise figure of 1.7 dB with Input and output return loss of -17.57 dB and -29.21 dB respectively. Circuit operates from the supply voltage of 1.8V and draws a current of 6.39mA.