Abstract:This paper proposes a Quasi-Square-Wave DC Link (QSWDCL) converter, which improves the performance of an existing topology. The proposed circuit provides zero-DC-link voltage notches, during which the inverter switching is effected, and imposes a minimum DC bus voltage stress to the PWM inverter. Simple design conditions are offered. Simulated and experimental results demonstrate the validity of the proposed topologies.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.