An integrated ASIP design flow for digital signal processing applications

Abstract

Application specific instruction set processors (ASIP) allow designers to optimize the architecture of an embedded processor to meet the specific demands of a particular application. A complementary form of customization is provided by domain-specific models of computation (MoCs), which can expose the high level structure of applications that is useful for various kinds of optimizing design transformations. One such MoC is Synchronous Dataflow (SDF), which is used increasingly in the design and implementation of signal processing applications. In this paper, we develop an integration of SDF-and ASIP-oriented design flows, and use this integrated design flow to explore trade-offs in the space of hardware/software implementations. We also explore an approach to ASIP implementation in terms of "critical" and "non-critical" applications, which allows designers to tune the degree of specialization for a targeted ASIP. Our results show that single ASIP processor tuned for pair of critical applications saves 26% to 50% of area required for implementations of two applications on separate ASIPs and noncritical applications runs on such processor with in worst case 4.5% overhead for our selection of benchmarks.

Application Specific Cache Simulation Analysis for Application Specific Instructionset Processor

“…Guzman, V., Bhattacharyya, S.S, Kellomaki, E. and Takala, J. [10] developed an integration of SDF-and ASIP-oriented design flows, and use this integrated design flow to explore trade-offs in the space of hardware/software implementation and explore an approach to ASIP implementation in terms of "critical" and "non-critical" applications.…”

ImpBench revisited: An extended characterization of implant-processor benchmarks

“…Since its release, it has been put to good use in exploring efficient implant processors [10], [11] and in the work of others [12]. In this paper, we primarily attempt to expand the original characterization study with extensive, new results acquired through use of ImpEDE, a genetic-algorithm-(GA)-based, design-space exploration (DSE) framework [13].…”

Uma rede Ethernet on chip parametrizável para aplicações DSP em FPGA

“…As estruturas de comunicação e de memória foram outros aspectos que sofreram modificações. Mais adiante, se tornou comum o uso de processadores DSP para desenvolvimento de ASIP (Application Specific Instruction-set Processor ) (Guzma et al, 2008;Karuri e Leupers, 2011;Zhang et al, 2006). E por fim, com o crescimento mais acentuado da demanda de processamento (Figura 4.1), sugiram os processadores DSP multicores.…”