An Integrated Digital System Design Framework With On-Chip Functional Verification and Performance Evaluation

Cano-Quiveu, German; Ruiz-de-Clavijo-Vazquez, P.; Bellido, M.J.; Guerrero-Martos, David; Viejo, J.; Juan-Chico, J.

doi:10.1109/access.2021.3132188

Cited by 2 publications

(3 citation statements)

References 16 publications

Supporting

Mentioning

Contrasting

Unclassified

Order By: Relevance

“…When the clock counter counts to 235959, the counting state is 000000 when the next clock rising edge arrives. So basically we can assume that the counter is working fine [8].…”

Section: Confirmmentioning

confidence: 99%

See 1 more Smart Citation

Design of electronic clock and stopwatch based on FPGA and VHDL language

Kang

2023

J. Phys.: Conf. Ser.

View full text Add to dashboard Cite

This paper designs a simple system that can include electronic clock and stopwatch based on FPGA(Field Programmable Gate Array) and VHDL(Very-High-Speed Integrated Circuit Hardware Description Language). The first chapter briefly introduces the research background. The second chapter introduces the theoretical basis of digital circuits and the hardware and software platform used in this paper. In the third chapter, the design of each sub-module of the system and the overall design of the system are carried out. This chapter is the core chapter of this article, which describes the functions of the module and explains the input and output ports. In this chapter, a core point of digital circuit design is reflected: combining modules that realize simple functions into modules that can realize complex functions. And integrate sub-modules that realize similar functions into a top-level module. The fourth chapter is the logic synthesis of the circuit. The fourth chapter shows the simulation of the core module function and the simulation of the system output. The conclusion section summarizes the interesting parts of the design of this paper.

show abstract

“…When the clock counter counts to 235959, the counting state is 000000 when the next clock rising edge arrives. So basically we can assume that the counter is working fine [8].…”

Section: Confirmmentioning

confidence: 99%

“…When the clock counter counts to 235959, the counting state is 000000 when the next clock rising edge arrives. So basically we can assume that the counter is working fine[8].All outputs of the system in the normal working state of the clock mode are shown in Figure5.…”

mentioning

confidence: 99%

Design of electronic clock and stopwatch based on FPGA and VHDL language

Kang

2023

J. Phys.: Conf. Ser.

View full text Add to dashboard Cite

show abstract

“…Los avances en sistemas complejos que involucran circuitos integrados han transformado distintos ámbitos de la vida diaria: electrónica de consumo, equipos médicos, comunicaciones, etc., a la vez que prometen seguir involucrándose en campos en evolución como el Internet de las cosas (IoT) [1]. Estos desarrollos involucran temáticas relacionadas con electrónica digital, por lo cual las instituciones de educación superior han creado asignaturas orientadas a su enseñanza.…”

Section: Introduccionunclassified

Integration of a hybrid laboratory for learning in digital electronics: an educational experience

Rodríguez¹,

Ramírez-Echeverry²,

Restrepo-Calle³

2023

Proceedings of the 21th LACCEI International Multi-Conference for Engineering, Education and Technology (LACCEI 2023): “Leaders

View full text Add to dashboard Cite

This article describes an educational experience in which a hybrid laboratory consisting of two modalities, remote and hands-on laboratory, was used in a digital electronics course focused on learning a hardware description language. A case study is presented which describes the interaction of students with the hybrid laboratory over a period of 10 weeks, including the number of experiments performed, laboratory reports submitted, and days and hours of access to the remote laboratory. In addition, responses to a question asked of students at the end of the experience, in which they were asked to indicate their preferences for the characteristics of the hybrid laboratory, are analyzed. The results show that the flexibility and accessibility of the remote laboratory were positively valued. The implications of these findings for the design of hybrid laboratories and the teaching of digital electronics are discussed

show abstract

An Integrated Digital System Design Framework With On-Chip Functional Verification and Performance Evaluation

Cited by 2 publications

References 16 publications

Design of electronic clock and stopwatch based on FPGA and VHDL language

Design of electronic clock and stopwatch based on FPGA and VHDL language

Integration of a hybrid laboratory for learning in digital electronics: an educational experience

Contact Info

Product

Resources

About