2014
DOI: 10.1016/j.sna.2014.04.035
|View full text |Cite
|
Sign up to set email alerts
|

An integrated energy-efficient capacitive sensor digital interface circuit

Abstract: CitationOmran H, Arsalan M, Salama KN (2014) AbstractIn this paper, we propose an energy-efficient 13-bit capacitive sensor interface circuit. The proposed design fully relies on successive approximation algorithm, which eliminates the need for oversampling and digital decimation filtering, and thus low-power consumption is achieved. The proposed architecture employs a charge amplifier stage to acheive parasitic insensitive operation and fine absolute resolution. Moreover, the output code is not affected by… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
32
0

Year Published

2014
2014
2016
2016

Publication Types

Select...
7
1

Relationship

3
5

Authors

Journals

citations
Cited by 32 publications
(32 citation statements)
references
References 21 publications
0
32
0
Order By: Relevance
“…Both conversion time and power consumption affect energy efficiency FoM, thus the offline calibration range of [3] is not considered, as it is done once during initialization phase and is not included in the reported conversion time and power consumption. Compared to recent designs using the same technology and supply voltage [2]- [6], [8]; the proposed design achieves excellent energy efficiency (FoM) of 7.9 pJ/Step. Moreover, power consumption of both analog and digital circuitry is considered for the proposed design, while the power consumption of the digital decimation filter or the time-to-digital converter required to obtain digital output code is not considered in [2]- [7], [14].…”
Section: Resultsmentioning
confidence: 97%
See 1 more Smart Citation
“…Both conversion time and power consumption affect energy efficiency FoM, thus the offline calibration range of [3] is not considered, as it is done once during initialization phase and is not included in the reported conversion time and power consumption. Compared to recent designs using the same technology and supply voltage [2]- [6], [8]; the proposed design achieves excellent energy efficiency (FoM) of 7.9 pJ/Step. Moreover, power consumption of both analog and digital circuitry is considered for the proposed design, while the power consumption of the digital decimation filter or the time-to-digital converter required to obtain digital output code is not considered in [2]- [7], [14].…”
Section: Resultsmentioning
confidence: 97%
“…However, direct digitization of the sensor capacitance by incorporating the sensor capacitance in the ADC architecture offers less complexity, a smaller area, and lower power consumption [2]- [8]. Integrating ADCs are well known for their simple implementation and high resolution output, but they have slow conversion time [9].…”
Section: Introductionmentioning
confidence: 99%
“…The details of the setup are discussed in [28,29]. The system consists of the following:

A gas line with a flow control valve coming from the H 2 S gas cylinder with controllable concentration.

…”
Section: Resultsmentioning
confidence: 99%
“…In terms of readability, the capacitive sensors are simpler to read using either LCR meters or integrated circuits 34 . In the case of the RF resonator sensors, commercially available multifrequency analyzers, based on conventional transmission line measurements can be used, however their cost is usually higher than capacitive measurement systems.…”
Section: Comparison and Discussionmentioning
confidence: 99%