An Introduction to Universal Verification Methodology for the digital design of Integrated circuits (IC’s): A Review

Harshitha, N B; Kumar, Y. G. Praveen; Kurian, M Z

doi:10.1109/icais50930.2021.9396034

Cited by 22 publications

(1 citation statement)

References 7 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Results of code coverage.Figure 10. Results of code coverage.• Function coverageTo collect function coverage[23][24][25], we need to define function coverage groups and sample coverage groups. As shown in Figure11, 100% functional coverage indicates that different configuration scenarios are covered during random verification.…”

mentioning

confidence: 99%

A Universal-Verification-Methodology-Based Testbench for the Coverage-Driven Functional Verification of an Instruction Cache Controller

Liu,

Xu,

Chen

et al. 2023

Electronics

View full text Add to dashboard Cite

The Cache plays an important role in computer architecture by reducing the access time of the processor and improving its performance. The hardware design of the Cache is complex and it is challenging to verify its functions, so the traditional Verilog-based verification method is no longer applicable. This paper proposes a comprehensive and efficient verification testbench based on the SystemVerilog language and universal verification methodology (UVM) for an instruction Cache (I-Cache) controller. Corresponding testcases are designed for each feature of the I-Cache controller and automatically executed using a python script on an electronic design automation (EDA) tool. After simulating a large number of testcases, the statistics reveal that the module’s code coverage is 99.13%. Additionally, both the function coverage and the assertion coverage of the module reach 100%. Our results demonstrate that these coverage metrics meet the requirements and ensure the thoroughness of function verification. Furthermore, the established verification testbench exhibits excellent scalability and reusability, making it easily applicable to higher-level verification scenarios.

show abstract

mentioning

confidence: 99%