An N/M-Ratio All-Digital Clock Generator with a Pseudo-NMOS Comparator-Based Programmable Divider

Abstract

A multiplying delay-locked loop (MDLL)-based all-digital clock generator with a programmable N/M-ratio frequency multiplication capability for digital SoC is presented. The proposed digital MDLL provides programmable N/M-ratio frequency multiplication using a new high-speed Pseudo-NMOS comparator-based programmable divider with small area and low power consumption. The proposed MDLL clock generator can also provide a de-skew function by eliminating the phase offset problem caused by the propagation delay of the front divider in conventional N/M MDLL architectures. Fabricated in a 0.13-µm 1.2-V CMOS process, the proposed digital MDLL clock generates fully de-skewed output clock frequencies from 0.3 to 1.137 GHz with programmable N/M ratios of N = 1~32 and M = 1~16. It achieves a measured effective peak-to-peak jitter of 12 ps at 1.0 GHz when N/M = 8/1. It occupies an active area of only 0.034 mm2 and consumes a power of 10.3 mW at 1.0 GHz.

New Programmable LFSR Counters with Automatic Encoding and State Extension

“…Based on a modified D flip-flop, Wang et al [18] present a method to achieve a full modulus range, while maintaining a 50% duty cycle. Research efforts are also directed towards finding solutions to improve the speed of the EOC detection logic using technologies such as pseudo-NMOS [19].…”

A Fast-Lock Variable-Gain TDC-Based N/M-Ratio MDLL Clock Multiplier

“…Multiplying delay-locked loops (MDLLs) [1][2][3][4][5][6][7][8][9][10] have addressed the stability issues of traditional phase-locked loops (PLLs) [11][12][13] and are emerging as a new low-jitter on-chip clock multiplier due to their periodic jitter reduction characteristics. Most ring-oscillator (RO)-based on-chip clock multipliers require a wide frequency range, fast locking, and rapid power-on time features for dynamic frequency scaling (DFS) and power reduction.…”