2015
DOI: 10.1016/j.vlsi.2014.12.003
|View full text |Cite
|
Sign up to set email alerts
|

An on-chip frequency programmable test clock generation and application method for small delay defect detection

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2016
2016
2024
2024

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 6 publications
(1 citation statement)
references
References 38 publications
0
1
0
Order By: Relevance
“…But, the FAST method also poses many challenges. The generation of the fasterthan-at-speed clock is addressed in [21]. The proper selection of test frequency and pattern by including the effects of IR drop is illustrated in [18].…”
Section: Introductionmentioning
confidence: 99%
“…But, the FAST method also poses many challenges. The generation of the fasterthan-at-speed clock is addressed in [21]. The proper selection of test frequency and pattern by including the effects of IR drop is illustrated in [18].…”
Section: Introductionmentioning
confidence: 99%