2021 24th Euromicro Conference on Digital System Design (DSD) 2021
DOI: 10.1109/dsd53832.2021.00015
|View full text |Cite
|
Sign up to set email alerts
|

An Open-Source Framework for the Generation of RISC-V Processor + CGRA Accelerator Systems

Abstract: Course-Grained Recongurable Architectures (CGRAs) are programmable hardware devices containing coarse-grained processing elements that can perform ALU-like functions and having word-wide programmable interconnect. CGRAs are promising platforms for the implementation of domain-specific accelerators. In this thesis, we present a framework for building hybrid processor/accelerator systems to realize compute-kernel acceleration.Each system comprises a RISC-V processor and a CGRA. The proposed framework can generat… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
5

Relationship

0
5

Authors

Journals

citations
Cited by 9 publications
references
References 24 publications
0
0
0
Order By: Relevance