2018 IEEE 19th Workshop on Control and Modeling for Power Electronics (COMPEL) 2018
DOI: 10.1109/compel.2018.8459965
|View full text |Cite
|
Sign up to set email alerts
|

An Optimized Implementation of a Two-Sample Phase Locked Loop with Frequency Feedback for Single-Phase Sensorless Bridgeless PFC

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
4
0

Year Published

2019
2019
2022
2022

Publication Types

Select...
2
2
1

Relationship

3
2

Authors

Journals

citations
Cited by 5 publications
(4 citation statements)
references
References 10 publications
0
4
0
Order By: Relevance
“…While [25] uses a scheme that combines CORDIC and the LUT which, due to the symmetric characteristic of the sine and cosine function, only the information of a quarter of a period is included. Moreover, in [26,27], DCOs are implemented in a fixed-point DSP. As an example, in Figure 2, the structure of the proposed DCO is presented.…”
Section: Principle Of Operation and Types Of Pllsmentioning
confidence: 99%
See 1 more Smart Citation
“…While [25] uses a scheme that combines CORDIC and the LUT which, due to the symmetric characteristic of the sine and cosine function, only the information of a quarter of a period is included. Moreover, in [26,27], DCOs are implemented in a fixed-point DSP. As an example, in Figure 2, the structure of the proposed DCO is presented.…”
Section: Principle Of Operation and Types Of Pllsmentioning
confidence: 99%
“…The implementation of the 2S-QSG requires low computational burden. Furthermore, a simplification of its algorithm has been proposed, starting from the first term of the Taylor series of trigonometric functions and assuming a high sampling frequency [79], as well as the elimination of the division operation and the use of digital oscillators such as VCO [27]. A handicap of this strategy is its low immunity to noise and harmonic distortion of the voltage, which has been solved in [80], including an adaptive filter in its structure.…”
Section: Pll Based On Two-samplementioning
confidence: 99%
“…The PLL 2S proposed in [5] is employed in this work with a new harmonic filtering structure embedded in the PLL, as shown in Fig. 2, to make it less sensitive to the grid voltage disturbance and provide a better carrier signal to comply with the current harmonic limits.…”
Section: Two-samples Pllmentioning
confidence: 99%
“…A drawback of this approach is the low immunity to voltage harmonic distortion. The digital implementation of the 2S PLL proposed in [48] is aimed at minimizing the computational burden of the 2S PLL for implementation in a field-programmable gate array (FPGA) but it does not improve its harmonic filtering capability.…”
Section: Introductionmentioning
confidence: 99%