2005
DOI: 10.1109/tbme.2005.844043
|View full text |Cite
|
Sign up to set email alerts
|

An Ultra-Low-Power Programmable Analog Bionic Ear Processor

Abstract: We report a programmable analog bionic ear (cochlear implant) processor in a 1.5-microm BiCMOS technology with a power consumption of 211 microW and 77-dB dynamic range of operation. The 9.58 mm x 9.23 mm processor chip runs on a 2.8 V supply and has a power consumption that is lower than state-of-the-art analog-to-digital (A/D)-then-DSP designs by a factor of 25. It is suitable for use in fully implanted cochlear-implant systems of the future which require decades of operation on a 100-mAh rechargeable batter… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

2
68
0
1

Year Published

2009
2009
2021
2021

Publication Types

Select...
4
4
1

Relationship

0
9

Authors

Journals

citations
Cited by 150 publications
(71 citation statements)
references
References 23 publications
2
68
0
1
Order By: Relevance
“…One aspect of this project that makes the feasibility a reality is that the current models of the ACC are control-loop or error driven based. This type of error-driven behavior has been previously demonstrated in neuromorphic models [17,18].…”
Section: Neuromorphic Model Of Accsupporting
confidence: 65%
See 1 more Smart Citation
“…One aspect of this project that makes the feasibility a reality is that the current models of the ACC are control-loop or error driven based. This type of error-driven behavior has been previously demonstrated in neuromorphic models [17,18].…”
Section: Neuromorphic Model Of Accsupporting
confidence: 65%
“…In the past several years dedicated neuromorphic circuits have been constructed for various biological processes. Recent neuromorphic studies range from cochlear implantable processors [17], massive parallel networks of integrate and fire neurons [18], speech recognizers, sonar chips based on bat echolocation, and silicon retinas [19].…”
Section: B Neuromorphic Modelsmentioning
confidence: 99%
“…This requires amplifiers, ADCs, and DACs to be implemented in the latest CMOS process nodes to achieve high level of integration and low cost. Ultra low-power ADCs and analog blocks are also required in distributed wireless sensor networks [19], [2] and biomedical interface chips [20]. To achieve high power-efficiency while maintaining sufficient analog performance in terms of dynamic range, linearity etc., scaling-friendly ADC architectures such as the SAR ADC and the Σ∆ ADC are becoming increasingly popular.…”
Section: Low-power Adcs and Afesmentioning
confidence: 99%
“…In addition, it was also possible to externally program its attack and release time constants so that it responded more quickly to increasing amplitudes than to decreasing ones. On the other hand, Sarpeshkar's final CI was also reported in 2005 (Sarpeshkar et al 2005). Their design achieved a total power consumption of 211µW (including microphone and stimulation circuits), a DR of 77dB and occupied an area of 9.58mm×9.23mm.…”
Section: And 2006mentioning
confidence: 99%