An ultra-wide band IIP3 of 38.2 dBm and conversion gain of 17.95 dB down conversion Gilbert mixer for 5G internet of things applications

Shukla, Devarshi; Gupta, Santosh Kumar; Bhadauria, Vijaya; Tripathi, Rajeev

doi:10.1007/s11276-022-03207-2

Cited by 2 publications

(1 citation statement)

References 29 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…FBB techniques are attractive because they allow the performance of a MOS device to be improved with limited overhead in terms of power consumption and can typically be implemented with minimal modifications to the topology. FBB has been exploited in a wide range of applications, including digital cells [19], analog building blocks such as operational amplifiers, mixers, voltage controlled oscillators (VCO) [20][21][22], and mixed-signal circuits such as comparators and charge-pump topologies [8,23,24].…”

Section: Introductionmentioning

confidence: 99%

Body Biasing Techniques for Dynamic Comparators: A Systematic Survey

Spinogatti,

Della Sala,

Bocciarelli

et al. 2024

Electronics

View full text Add to dashboard Cite

Forward body biasing (FBB) has often been exploited in the literature for improving the performance of both analog and digital building blocks. Recent works have explored the application of FBB variants to mixed-signal electronics and in particular to dynamic comparators, where these techniques can help to relax the trade-off between speed and power consumption at medium and low supply voltages. However, the literature lacks a structured analysis of the solutions that have been developed and of the trade-offs that affect them. This work attempts to fill the gap by providing a survey of the application of FBB techniques to dynamic comparators. The analysis focuses on the two most popular dynamic comparator topologies, the Strong Arm latch and Elzakker’s comparator. Several FBB variants are examined from a theoretical point of view. Moreover, the benefits and the limitations of the different approaches are assessed in terms of the main figures of merit through a systematic campaign of simulations in a 55 nm CMOS technology.

show abstract