2016
DOI: 10.1587/transfun.e99.a.514
|View full text |Cite
|
Sign up to set email alerts
|

Analog and Digital Collaborative Design Techniques for Wireless SoCs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2016
2016
2016
2016

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 14 publications
0
1
0
Order By: Relevance
“…Increase of demand for wireless communication requires the low‐power and high‐precision wireless transceiver ICs. Recently, digital‐centric architectures, or analog and digital collaborative design techniques have been attracting more attention to improve the disadvantages originating in analog circuits, such as the signal voltage swing and the chip size . For example, the frequency tuning range in phase‐locked loop (PLL) frequency synthesizers and TV tuners can be improved significantly.…”
Section: Introductionmentioning
confidence: 99%
“…Increase of demand for wireless communication requires the low‐power and high‐precision wireless transceiver ICs. Recently, digital‐centric architectures, or analog and digital collaborative design techniques have been attracting more attention to improve the disadvantages originating in analog circuits, such as the signal voltage swing and the chip size . For example, the frequency tuning range in phase‐locked loop (PLL) frequency synthesizers and TV tuners can be improved significantly.…”
Section: Introductionmentioning
confidence: 99%