1999
DOI: 10.1109/72.761710
|View full text |Cite
|
Sign up to set email alerts
|

Analog implementation of pulse-coupled neural networks

Abstract: Abstract-This paper presents a compact architecture for analog CMOS hardware implementation of voltage-mode pulsecoupled neural networks (PCNN's). The hardware implementation methods shows inherent fault tolerance specialties and high speed, which is usually more than an order of magnitude over the software counterpart. A computational style described in this article mimics a biological neural network using pulse-stream signaling and analog summation and multiplication. Pulse-stream encoding technique uses pul… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
10
0

Year Published

2010
2010
2019
2019

Publication Types

Select...
3
2
1

Relationship

1
5

Authors

Journals

citations
Cited by 42 publications
(10 citation statements)
references
References 27 publications
0
10
0
Order By: Relevance
“…Their architecture realizes weighting and summing signals in the PCNN [125]. Clark et al apply the PCNN into the optic system and build a novel adaptive optic system, which can reduce the noise propagation effects via smoothing technique of the PCNN [126].…”
Section: Hardware Implementationmentioning
confidence: 99%
“…Their architecture realizes weighting and summing signals in the PCNN [125]. Clark et al apply the PCNN into the optic system and build a novel adaptive optic system, which can reduce the noise propagation effects via smoothing technique of the PCNN [126].…”
Section: Hardware Implementationmentioning
confidence: 99%
“…Eckhom dynamic model represents a visual neuron as a multi-input element with a single output A leaky integrate-tD-fire pulse generatDr [8], unlike the medulatory EckhDm linking field, shDws that its nDise smoething capability is sperior �to median filtering and average-filter smDDthing. MDst dynamic models Df the neural CDmputatiDn suggest that synchronization between regions is the primary infDrmationcarr ier [8].…”
Section: Image Processing With the Pennmentioning
confidence: 99%
“…1 functions as follows. The circuit has two capacitors, C1 and C2• The stored charge on capacitor C I corresponds to the charge of sodium ions (Na+) accumulated on the external side of the biological neuron membrane, and the charge stored on Cz corresponds to the potassium ions (K+) accumulated inside the neuron cell [8]. The potential due to sodium ions changes at a faster rate than the potential due to potassium ions.…”
Section: Cmos Architecture Of Pcnnmentioning
confidence: 99%
See 2 more Smart Citations